跳到主要內容

臺灣博碩士論文加值系統

(35.175.191.36) 您好!臺灣時間:2021/07/30 19:20
字體大小: 字級放大   字級縮小   預設字形  
回查詢結果 :::

詳目顯示

: 
twitterline
研究生:劉鐘予
研究生(外文):Chung-Yu Liu
論文名稱:階層式與混合式之可程式規劃邏輯陣列之架構評估
論文名稱(外文):Architecture Evaluation of Hierarchical and Mixed
指導教授:黃婷婷黃婷婷引用關係
指導教授(外文):Ting-ting Hwang
學位類別:碩士
校院名稱:國立清華大學
系所名稱:資訊工程學系
學門:工程學門
學類:電資工程學類
論文種類:學術論文
論文出版年:2004
畢業學年度:92
語文別:英文
論文頁數:50
中文關鍵詞:可程式規劃邏輯陣列可編程邏輯陣列
外文關鍵詞:FPGAPLA
相關次數:
  • 被引用被引用:0
  • 點閱點閱:172
  • 評分評分:
  • 下載下載:7
  • 收藏至我的研究室書目清單書目收藏:0
在這篇論文中,我們將分別就面積與效能這兩大要素,去評估層級式以及混合式之可程式規劃陣列之間的優劣表現。在面積評估方面,我們發現混合式之可程式規劃陣列僅僅只比階層式之可程式規劃陣列小了百分之零點零八。而在效能評估上,階層式之可程式規劃陣列表現出較佳的臨界路徑延遲。混合式之可程式規劃陣列上的臨界路徑所行經的交換開關數目將比階層式之可程式規劃陣列多了兩倍左右。
同時,我們也將就可編程邏輯陣列之輸入以及乘積的大小,研究實作數據通路電路時所需要的面積以及消耗的延遲之間的關係。根據我們的實驗結果,三個輸入以及兩個乘積的可編程邏輯陣列將產生最小的面積,而四個輸入以及兩個乘積的可編程邏輯陣列將可得到最佳的延遲結果。當我們將可編程邏輯陣列產生的面積以及延遲結果和搜尋列表所產生的結果比較時,我們發現無論是面積或是延遲,可編程邏輯陣列都比搜尋列表更適合於實作數據通路電路。
We will study the area and delay comparisons for hierarchical and mixed FPGA structure.
In area evaluation, we shows that mixed FPGA is only 0.08\% smaller than hierarchical FPGA.
In delay evaluation, hierarchical FPGA has a better critical path delay.
The critical path of mixed FPGA passes through nearly 2 times more switch number than that of hierarchical FPGA.

We also study the PLA cell granularity for area and delay for data path circuit implementation.
It shows that 3-input 2-product term PLA cell results in the smallest area,
and 4-input 2-product term PLA cell is the best choice in terms of delay.
As to the comparisons of PLA and LUT cell structure,
PLA cell leads to better results than LUT cell in both area and delay.
1 Introduction 1
2 Related Work 4
2.1 Survey of FPGA architecture 4
2.2 Review of target hierarchical FPGA 6
3 Evaluation of Hierarchical and Mixed FPGA Architecture 10
3.1 Mixed FPGA structure description 10
3.2 Area Evaluation 12
3.2.1 Area model 12
3.2.2 Experimental Flow 18
3.2.3 Result 20
3.3 Delay Evaluation 27
3.3.1 Experiment to Produce the Best Pin Constraint for Delay 27
3.3.2 Experimental Flow for Estimation of Critical Path for Hierarchical and Mixed FPGA Structure 29
3.3.3 Result 30
4 Evaluation of Data Path Circuit 34
4.1 Area evaluation 34
4.1.1 Area Model of PLA 35
4.1.2 Experimental Flow for Area versus PLA Cell Granularity 36
4.1.3 Total Area versus PLA Cell Granularity 37
4.2 Delay evaluation 38
4.2.1 Delay Model of PLA 38
4.2.2 Experimental Flow for Delay versus PLA Cell Granularity 39
4.2.3 Delay versus PLA Cell Granularity 39
4.3 Comparisons of PLA Cell to Lookup Table Cell 40
5 Conclusions 45
S. Brown, R. Francis, J. Rose and Z. Vranesic,
"Field Programmable Gate Arrays,"Kluwer Academic Publishers, 1992.

Ping-Tsung Wang, Kun-Nen Chen, and Yen-Tai Lai,
"A High Performance FPGA with Hierarchical Interconnection Structure,"Proc. of ISCAS, pp 4.239-4.242, 1994.


Chen-Hung Hsieh,
"Performance-driven Clustering for Hierarchical FPGA Architecture,"Master Thesis of National Tsing Hua University, 2002.


Wei-Lun Hung,
"Placement and Routing for Hierarchical FPGA,"Master Thesis of National Tsing Hua University, 2002.

Jack L. Kouloheris, Abbas El Gamal,
"FPGA Performance versus Cell Granularity,"Proceedings of the 1991 Custom Integrated Circuits Conference, pp 6.2.1-4.

Jack L. Kouloheris, Abbas El Gamal,
"FPGA Area vs. Cell Granularity-Lookup Tables and PLA Cells,"FPGA '92 Workshop Notes, pp 9-14.

Jack L. Kouloheris, Abbas El Gamal,
"PLA-based FPGA Area vs. Cell Granularity,"Proceedings of the 1992 Custom Integrated Circuits Conference, pp 4.3.1-4.

Shin-Liang Chen,
"Report: FPGA Arhcitecture and Related Software,"
Macronix International Co., LTD, 2002.

Jonathan Rose st al.,
"Architecture of Field Programmable Gate Arrays: The Effect of Logic Block Functionality on Area Eficiency,"IEEE Journal of Solid State Circuits,Vol. 25, No 5, 1990, pp 1217-1225.

Oldridge S.W., Wilton S.J.E.,
"Placement and routing for FPGA architectures supporting wide shallow memories,"Field-Programmable Technology (FPT), 2003. Proceedings 2003 IEEE International Conference, pp 154-161.

Yan, A.; Wilton, S.J.E,
"Product-term based synthesizable embedded programmable logic cores,"Field-Programmable Technology (FPT), 2003. Proceedings 2003 IEEE International Conference, 2003.pp 162-169.

Noha Kafafi, Kimberly Bozman, Steven J.E. Wilton,
"Architecture and Algorithm for Synthesizable Embedded Programmable Logic Cores,"Proceedings of FPGA, 2003, pp 3-11.

Jonathan Rose, Stephen Brown,
"Flexibility of Interconnection Structures for Field-Programmable Gate Arrays,"IEEE Journal of Solid-State Circuits, Vol.26, pp 277-282, 1991.

Chih-Chung Lin,
"Performance Driven Clustering for Hierarchical FPGA Architecture,"Master Thesis of National Tsing Hua University, 2003.

Jason Helge Anderson, Stephen Dean Brown,
"Technology Mapping for Large Complex PLDs,"Proceedings of the 35th Annual Conference on Design automation conference, pp 698-703, 1998

V. Betz and J. Rose,
"VPR: A New packing, placement and routing tool for FPGA research,"International Workshop on Field-Programmable Logic, 1997.

Vaughn Betz, Jonathan Rose and Alexander Marquardt,
"Architecture and CAD for Deep-Submicron FPGAs,"KAP, ISBN 0-7923-8460-1, 1999.

Electronics Research Laboratory,
"SIS: A System for Sequential Circuit Synthesis,"Memorandum No.UCB/ERL M92/41, UC Berkeley.
QRCODE
 
 
 
 
 
                                                                                                                                                                                                                                                                                                                                                                                                               
第一頁 上一頁 下一頁 最後一頁 top