跳到主要內容

臺灣博碩士論文加值系統

(35.175.191.36) 您好!臺灣時間:2021/08/01 00:25
字體大小: 字級放大   字級縮小   預設字形  
回查詢結果 :::

詳目顯示

: 
twitterline
研究生:廖祥傑
研究生(外文):Hsiang-Chieh Liao
論文名稱:評估場可程式化閘級陣列測試電路之統計延遲缺陷涵蓋率
論文名稱(外文):Evaluating Statistical Delay Defect Coverage for FPGA Test Configurations
指導教授:吳誠文劉靖家
指導教授(外文):Cheng-Wen WuJing-Jia Liou
學位類別:碩士
校院名稱:國立清華大學
系所名稱:電機工程學系
學門:工程學門
學類:電資工程學類
論文種類:學術論文
論文出版年:2004
畢業學年度:92
語文別:英文
論文頁數:51
中文關鍵詞:延遲測試評估缺陷場可程式化閘級陣列
外文關鍵詞:delay testingevaluatedefectFPGA
相關次數:
  • 被引用被引用:0
  • 點閱點閱:106
  • 評分評分:
  • 下載下載:15
  • 收藏至我的研究室書目清單書目收藏:0
場可程式化閘級陣列(Field Programmable Gate Array)表現問題的測試,對於日新月異的科技來講已經變成一個重要的任務。在開發測試方法的過程中,一個有效的評估工具將扮演一個重要的角色。在這篇論文中,我們發表了一個場可程式化閘級陣列錯誤模擬器的工具。這個工具可以報告測試方法對於隨機分佈於FPGA中延遲缺陷的涵蓋率。此外,這個工具還可確認目前測試沒有包含到的路徑,且可用以更進一步地改善測試電路集合的品質。
Testing for FPGA performance problems has become an important task for ever-increasingly advanced technology. To develop testing methodologies, an effective evaluation tool should play an important role in this process. In this thesis, we present an FPGA fault simulation tool (FFAST).
This tool can report coverages of randomly distributed multiple defects causing delay faults in FPGAs. FFAST can also identify paths (test configurations) which are not covered in the current tests. This information can be used to further improve the quality of test configuration sets.
1 Introduction 6
1.1 Background . . . . . . . . . . . . . . . . . . . . . .6
1.2 Motivation . . . . . . . . . . . . . . . . . . . . . .7
1.3 Organization. . . . . . . . . . . . . . . . . . . . .7
2 Previous Work 9
2.1 FPGATest . . . . . . . . . . . . . . . . . . . . . . .9
2.2 FaultSimulation . .. . . . . . . . . . . . . . . . . 10
2.3 FaultModels . . . . . . . . . . . . . . . . . . . . 11
2.4 FPGAArchitectures . . . . . . . . . . . . . . . . . .12
2.4.1 Hierarchical-style FPGA Architecture . . . . . . . 12
2.4.2 Island-style FPGA Architecture . . . . . . . . . . 14
3 The Proposed Fault Simulator 16
3.1 FFAST Simulation Environments . . . . . . . . . . . 16
3.2 Segment Coverage . . . . . . . . . . . . . . . . . . 17
3.3 Statistical Delay Defect Coverage . . . . .. . . . . 20
3.3.1 Statistical Defect Models . . . . . . . . . . . . .21
3.3.2 Effective SDDC . . . . . . . . . . . . . . . . . . 22
3.3.3 Failed Path Searching . . . . . . . . . . . . . . .22
3.4 SimulationFlow. . . . . . . . . . . . . . . . . . . .24
3.5 Implementation . . . . . . . . . . . . . . . . . . . 26
3.5.1 Switch Matrix Modeling . . . . . . . . . . . . . . 27
3.5.2 Defect Model . . . . . . . . . . . . . . . . . . . 27
3.5.3 Failed Paths Decision . . . . . . . . . . . . . . 28
4 Experimental Results 31
4.1 Test Configurations for Interconnect Testing . . . . 31
4.2 Test Configurations for Universal FPGA Delay Testing 33
4.3 Test Configurations for FPGA BIST . . . . . . . . . .34
4.4 CPU Time Usage . . . . . . . . . . . . . . . . . . . 40
5 Conclusions 44
A The List of All Commands 45
B File Formats 46
B.1 Architecture File . . . . . . . . . . . . . . . . . .46
B.2 Configuration File . .. . . . . . . . . . . . . . . .47
B.2.1 Route File . . . . . . . . . . . . . . . . . . . . 47
B.2.2 Place File . . . . . . . . .. . . . . . . . . . . .47
B.3 Defect File . . . . . . .. . . . . . . . . . . . . . 48
B.4 Map File . . . . . . . . . . . . . . . . . . . . .. 48
B.5 Specification File . . . . . . . . . . . . . . . . . 48
B.6 Simulation Report . . . . . . . . . . . . . . . . . 49
[1] M. Renovell, J. M. Portal, J. Figueras, and Y. Zorian, “Testing the interconnect of RAM-based FPGAs,” IEEE Design & Test of Computers, vol. 15, Jan.-Mar. 1998.
[2] Y.-L. Peng, “A Universal Segment-Delay Fault Test Methodology for FPGAs,” Master Thesis, Dept. Electrical Engineering, National Tsing Hua University, Hsinchu, Taiwan, July 2003.
[3] A. Krasniewski, “Application-dependent testing of FPGA delay faults,” in Proc. EUROMICRO Conf., pp. 260–267, 1999.
[4] M. L. et al., “Rothko: A three dimensional FPGA,” IEEE Design & Test of Computers, pp. 16–23, 1998.
[5] K. Kwiat, W. Debany, and S. Hariri, “Effects of technology mapping on fault-detection coverage in reprogrammable FPGAs,” IEE Proc.-Comput. Digit. Tech., vol. 142, pp. 407–410, Nov. 1995.
[6] C.-F. Wu and C.-W. Wu, “Testing interconnects of dynamic reconfigurable FPGAs,” in Proc. Asia and South Pacific Design Automation Conf. (ASP-DAC), (Hong Kong), pp. 279–282, Jan. 1999.
[7] T. Inoue, H. Fujiwara, H. Michinishi, T. Yokohira, and T. Okamoto, “Universal test complexity of field-programmable gate arrays,” in Proc. Fourth IEEE Asian Test Symp. (ATS), (Bangalore), pp. 259–265, Nov. 1995.
[8] W.-K. Huang and F. Lombardi, “An approach for testing programmable/configurable field programmable gate arrays,” in Proc. IEEE VLSI Test Symp. (VTS), pp. 450–455, 1996.
[9] A. Krasniewski, “Self-testing of FPGA delay faults in the system environment,” in On-Line Testing Workshop, pp. 40–41, July 2000.
[10] A. Krasniewski, “Testing FPGA delay faults in the system environment is very different from ”ordinary” delay fault testing,” in On-Line Testing Workshop, pp. 37–40, July 2001.
[11] I. G. Harris, P. R. Menon, and R. Tessier, “BIST-based delay path testing in FPGA architectures,” in Proc. Int. Test Conf. (ITC), pp. 932–938, 2001.
[12] C.-F. Wu, C.-T. Huang, and C.-W. Wu, “RAMSES: a fast memory fault simulator,” in Proc. IEEE Int. Symp. Defect and Fault Tolerance in VLSI Systems (DFT), (Albuquerque), pp. 165–173, Nov. 1999.
[13] M. B. Tahoori and S. Mitra, “Techniques and algorithms for fault grading of FPGA interconnect test configurations,” IEEE Trans. Computer-Aided Design of Integrated Circuits and Systems, vol. 23, pp. 261–272, Feb. 2004.
[14] S. Toutounchi and A. Lai, “FPGA test and coverage,” in Proc. Int. Test Conf. (ITC), (San Jose, California), pp. 599–607, Sept. 2002.
[15] The Programmable Logic Data Book. 2001.
[16] V. Betz and J. Rose, “VPR: A new packing, placement and routing tool for FPGA research,” in International Workshop on Field Programmable Logic and Applications, 1997.
[17] Xilinx, XC6200 Field Programmable Gate Arrays. San Jose, California: Xilinx, Inc., Apr. 1997.
[18] Y. Ran and M. Marek-Sadowska, “Crosstalk noise in FPGAs,” in Proc. IEEE/ACM Design Automation Conf. (DAC), pp. 044–949, June 2003.
[19] C. Stroud, J. Nall, M. Lashinsky, and M. Abramovici, “BIST-based diagnosis of FPGA interconnect,” in Proc. Int. Test Conf. (ITC), pp. 618–627, 2002.
[20] C. H. Stapper, A. N. McLaren, and M. Dreckmann, “Yield model for productivity optimization of VLSI memory chips with redundancy and partially good product,” IBM J. Research and Development, vol. 24, pp. 398–409, May 1980.
[21] C. H. Stapper, F. M. Armstrong, and K. Saji, “Integrated circuit yield statistics,” Proc. of the IEEE, vol. 71, pp. 453–470, Apr. 1983.
[22] A. Tyagi and M. A. Bayoumi, “Defect clustering viewed through generalized poisson distribution,” IEEE Trans. Semiconductor Manufacturing, vol. 5, pp. 196–206, Aug. 1992.
[23] X. Sun, A. Alimohammad, and P. Trouborst, “Modeling of FPGA local/global interconnect resources and derivation of minimal test configurations,” in Proc. Int. Symp. Defect and Fault Tolerance in VLSI Systems (DFT), 2002.
QRCODE
 
 
 
 
 
                                                                                                                                                                                                                                                                                                                                                                                                               
第一頁 上一頁 下一頁 最後一頁 top