跳到主要內容

臺灣博碩士論文加值系統

(3.231.230.177) 您好!臺灣時間:2021/08/04 10:36
字體大小: 字級放大   字級縮小   預設字形  
回查詢結果 :::

詳目顯示

我願授權國圖
: 
twitterline
研究生:吳家豪
研究生(外文):Jia-Hau Wu
論文名稱:4ch數位即時監視系統之系統架構:視訊多工器與反多工器之設計與實作
論文名稱(外文):A 4 Channel Real-Time Digital Video Recorder for Surveillance Application: System Architecture Design & Video Multiplexer/De-multiplexer Design and Implementation
指導教授:鐘太郎
指導教授(外文):Tia-Lang Jong
學位類別:碩士
校院名稱:國立清華大學
系所名稱:電機工程學系
學門:工程學門
學類:電資工程學類
論文種類:學術論文
論文出版年:2004
畢業學年度:92
語文別:中文
論文頁數:55
中文關鍵詞:監視系統多工器反多工器
外文關鍵詞:DVRmultiplexerde-multiplexer
相關次數:
  • 被引用被引用:0
  • 點閱點閱:135
  • 評分評分:
  • 下載下載:0
  • 收藏至我的研究室書目清單書目收藏:0
Standalone的監視系統相較於一般的PC-based的監視系統,其優點在於成本低、堅固、維修方便、體積小。而多Channel的監視系統更可以有效利用硬體,且合乎各種安全性監視的應用,故本論文的目的在於設計一個即時的4-Channel standalone DVR監視系統架構,其影像品質高達30 field/sec/channel。除此之外,系統還能提供額外智慧型監視功能的擴充性,如智慧搜尋、樣型識別等。為了達成此目標,我們最初的構想是在4-channel DVR系統架構裡使用一顆DSP晶片(TI TMS320C6711)作為核心,以提供系統功能擴充的彈性。兩顆以小波轉換為基礎的影像壓縮解壓縮晶片(ADV612),提供高品質的影像壓縮效能。另外,以三顆FPGA (ALTERA EP1C3T144C8)來做控制邏輯的介面及影像訊號的多工器/解多工器。接著,我們設計數位影像多工器(MUX)的電路,將4-channel數位影像輸入做multiplex合併,再送給ADV612做壓縮。影像播放時,所設計的解多工器(DEMUX)會將經過ADV612解壓送出的合併資料做de-multiplexer拆解,產生出四組影像資料。由於4-channel影像訊號輸入並非同步,因此MUX/DEMUX的設計必須要有額外的video field buffer。考慮到容量、價格及速度,選擇SDRAM來當作buffer最合適。因此,在FPGA裡還設計了SDRAM controller電路。在此,完成一個4-channel DVR system測試電路板的設計與實作,並成功的驗證MUX/DEMUX的效果及功能。由於選用FPGA做電路設計,未來此系統可輕易地增加額外的附加功能,如直接讀取出raw image來做智慧型處理,像是樣型識別、on-screen display (OSD)。也可以在NTSC blanking訊號存入語音資料和一些重要的資訊。另外還可以做畫面暫停、縮放、四分割或子母畫面輸出等功能。
In contrast with PC-based Digital Video Recorder (DVR) system in surveillance applications, the standalone DVR has several advantages such as lower cost, more rugged, easier maintenance, and smaller size. Moreover, the multi-channel design can further increase the utilization efficiency of the DVR hardware and meet the various demands of increasing surveillance applications. In this study, our goal is to design a standalone 4-channel DVR system which exhibits the real-time, high video quality (up to 30 fields/sec/channel high-quality NTSC signal) capabilities. In addition, the system should allow for easy extension to accommodate intelligent surveillance functions, such as intelligent search, pattern recognition, etc. To meet these goals, we first propose the system architecture of a 4-channel DVR which uses a DSP chip (TI’s TMS320C6711) as its central unit providing the flexibility of adding more functionalities to the DVR, two wavelet-based video chips (ADV612) as the compression/decompression engine to achieve high image quality and compression efficiency, and three FPGA chips (ALTERA EP1C3T144C8) for interface logic and video signal multiplexer/de-multiplexer. Then we designed a digital video multiplexer (MUX) circuit to multiplex the incoming 4-channel input digital video signals together to be compressed by the ADV612 compression chip. During playback, a video de-multiplexer (DEMUX) circuit is also designed to generate 4 channel full video signals from the decompressed output video signal of the ADV612. Considering the asynchronous characteristics of the incoming 4 channel video signals, at least a video field buffer is needed in the MUX/DEMUX design, which is best implemented by SDRAM due to its capacity/cost/speed requirements. Therefore, an SDRAM controller circuit is also designed on the same FPGA. A prototype 4-ch DVR system board has been designed and implemented which successfully illustrated the validity and functionality of our MUX, DEMUX design. Furthermore, the use of FPGA in our design could easily allow for many extra functions to be implemented into the system, such as raw image extraction for intelligent DVR like pattern recognition, on-screen display (OSD), information or audio insertion into NTSC blanking, as well as freeze, zoom, quadrant and PIP functions, etc.
[1] Smolenski, M.; Fink, T.; Konstantinides, K.; Frankenberger, D.; Peplinski,
C.; “ Design of a personal digital video recorder/player” Signal Processing
Systems, 2000. SiPS 2000. 2000 IEEE Workshop on , 11-13 Oct. 2000 Pages:3 – 12
[2] Solari, S.J.; “Architecture for a digital video recorder” Consumer Electronics, 2000. ICCE. 2000 Digest of Technical Papers. International Conference on , 13-15 June 2000 Pages:32 – 33
[3] Watkinson, J.; “The future of digital video recorders”
Storage and Recording Systems, 1994., International Conference on , 5-7 Apr 1994 Pages:15 – 19
[4] C. Peplinski and T. Fink. “A digital television receiver constructed using a me- dia processor”. In 106th AES Convention, Munich, Pub. No. 4879 (C3). Audio Engineering Society, May 1999.
[5] Texas Instruments, “TMS320C6000 Peripherals Reference Guide”.
[6] Texas Instruments, “TMS320C6711, TMS320C6711B Floating-Point Digital Signal Processors”.
[7] Integrated Circuit Solution Inc.(2003), “Synchronous Dynamic RAM IS42S16400L Data Sheet”, from the World Wide Web:http://www.icsi.com.tw
[8] International Telecommunication Union.(1986-1992-1994-1998) “Interfaces for digital component video signals in 525-line and 625-line television systems operating at the 4:2:2 level of Recommendation ITU-R BT.601 (Part A) ”. ITU-R BT.656-4.
[9] Intersil application note.(1998). “BT.656 Video Interface for ICs”. Keith Jack. From the World Wide Web: http://www.intersil.com
[10] Philips Semiconductor.(2000) “THE I2C-BUS SPECIFICATION”.
[11] Philips Semiconductor Product Specification(1999). “SAA7113 9-bit video input processor”. From the World Wide Web: http://www.semiconductor.philips.com
[12] Analog Device Data Sheet (2000). “High Quality, 10-bit, Digital CCIR-601 to PAL/NTSC Video Encoder ADV7176A”. From the World Wide Web: http://www.analog.com
[13] A.LOGICS (2002). “AQ-424 2-Output Color Quad Image Processor with Video Buffering function”. From the World Wide Web: http://www.alogics.co.kr
[14] ALTERA Cyclone FPGA Device Handbook. “Cyclone FPGA Family Data Sheet”. From the World Wide Web: http://www.altera.com
[15] ALTERA Cyclone FPGA Device Handbook. “Operating Requirements for Altera Devices”. From the World Wide Web: http://www.altera.com
[16] ALTERA Cyclone FPGA Device Handbook. “Using Selectable I/OStandards in
Cyclone Devices”. From the World Wide Web: http://www.altera.com
[17] ALTERA Cyclone FPGA Device Handbook. “Configuring Cyclone FPGAs”.
From the World Wide Web: http://www.altera.com
[18] ALTERA Cyclone FPGA Device Handbook. “Serial Configuration Devices
(EPCS1 & EPCS4) Data Sheet”. From the World Wide Web: http://www.altera.com
[19] ALTERA Cyclone FPGA Device Handbook. “Using PLLs in Cyclone Device”. From the World Wide Web: http://www.altera.com
[20] LeCroy Applications Brief. “Phase Locked Loop Basics: An Introduction To
Phase Locked Loops”.
[21] ALTERA White Paper. “SDR SDRAM Controller”. From the World Wide Web: http://www.altera.com
[22] Jeung Joon Lee (2001). “SYNCHRONOUS-DRAM CONTROLLER”. From the World Wide Web: www.cmosexod.com
[23] Analog Device. “Closed Circuit TV Digital Video Codec”
[24] SYNTEK Data Sheet. “STK6011 8051 Embedded Microcontroller”.
QRCODE
 
 
 
 
 
                                                                                                                                                                                                                                                                                                                                                                                                               
第一頁 上一頁 下一頁 最後一頁 top