臺灣博碩士論文加值系統

運算放大器(operational amplifier)在類比電路中是很基本而且很重要的元件。在近幾年來，由於操作電壓一直降低，使得運算放大器的設計變的有挑戰性。且由於混合積體電路的流行，使得數位電路雜訊容易經由電源耦合到類比電路而影響到電路的效能，本論文使用到疊接補償(cascode compensation)的方式來加強電源雜訊的排斥能力。在交換式電容(switch-capacitor)應用電路中，運算放大器的輸入電容會影響到電路整體速度，本文利用中和(neutralization)的技巧來達到較低的輸入電容。一個1.1伏特供應電壓且高電源拒斥比的運算放大器以TSMC0.35μm 2P4M製程實現。

The operational amplifier is the basic and important block in analog circuit. In recent years the supply voltage is scaled down in modern process, it will be a challenge to design the operational amplifier in such low supply voltage. Due to the popularity of mixed-mode integrated circuit design, digital circuit noise can easily couple to analog circuit through power path. A cascode compensation method will be used for enhance analog circuit power supply noise rejection ability. In switch-capacitor application the input capacitor of operational amplifier will affect the speed of whole circuit. A neutralization circuit skill will improve this problem in this thesis. A 1.1 voltage operational amplifier with high power supply rejection ratio is designed in this thesis using TSMC0.35μm 2P4M process .

目錄
摘 要 I
ABSTRACT II
誌謝 III
第一章、緒論 - 1 -
1.1 研究動機 - 1 -
1.2 論文架構 - 2 -
第二章、超低電壓運算放大器 - 3 -
2.1 運算放大器的規格 - 3 -
2.2超低電壓放大器的實現方法與比較 - 12 -
第三章、電路設計 - 17 -
3.1 輸入級電路(INPUT STAGE)： - 17 -
3.2共源級放大器電路(COMMON-SOURCE OUTPUT STAGE)： - 19 -
3.3頻率補償電路(FREQUENCY COMPENSATION)： - 20 -
3.4中和(NEUTRALIZATION)的技巧 - 25 -
3.5其他考量 - 29 -
3.6設計流程 - 34 -
第四章、模擬結果、佈局及量測方法 - 38 -
4.1 模擬結果(SIMULATION RESULTS)： - 38 -
4.2 電路佈局： - 46 -
4.3 運算放大器的量測方法 - 50 -
第五章 結論 - 53 -
參考文獻 - 54 -

[1] B. J. Blalock, P. E. Allen, and G. A. Rincon-Mora, “Designing 1-V op amps using standard digital CMOS technology, ” IEEE Trans. Circuits and Systems II, vol. 45, pp. 769-780, July 1998.
[2] J. F. Duque-Carrillo, J. L. Ausin, G. Torelli, J. M. Valverde, and M. A. Dominguez, “1-V rail-to-rail operational amplifiers in standard CMOS technology,” IEEE J. Solid-State Circuits, vol. 35, pp. 33-44, 2000.
[3] G. Giustolisi, G. Palmisano, G. Palumbo, and T. Segreto, “1.2-V CMOS op-amp with a dynamically biased output stage,” IEEE J. Solid-State Circuits, vol. 35, pp. 632-636, April 2000.
[4] E. K. F. Lee, “Low-voltage opamp design and differential difference amplifier design using linear transconductor with resistor input,” IEEE Trans. Circuits and Systems II, vol. 47, pp. 776-778, Aug. 2000.
[5] T. Lehmann and M. Cassia, “1-V power CMOS cascode amplifier,” IEEE J. Solid-State Circuits, vol. 36, pp. 1082-1086, July 2001.
[6] T. Stockstad and H. Yoshizawa, “A 0.9-V 0.5- A rail-to-rail CMOS operational amplifier,” IEEE J. Solid-State Circuits, vol. 37, pp. 286-292, March 2002.
[7] W. C. Black, D. J. Allstot, and R. A. Reed, “A high performance low power CMOS channel filter,” IEEE J. Solid-State Circuits, vol. 15, pp. 929-938, Dec. 1980.
[8] P. R. Gray and R.G. Meyer, “MOS operational amplifier design – a tutorial overview,” IEEE J. Solid-State Circuits, vol. 17, pp. 969-982, Dec. 1982.
[9] R. Gregorian and G. C. Temes, Analog MOS Integrated Circuits for Signal Processing, John Wiley & Sons, Inc., 1986, pp. 220-221.
[10] R. Gregorian, Introduction to CMOS Op-amps and Comparators, John Wiley & Sons, Inc., 1999, pp. 315-316.
[11] B. K. Ahuja, “An improved frequency compensation technique for CMOS operational amplifier,” IEEE J. Solid-State Circuits, vol. 178, pp. 629-633, Dec. 1983.
[12] P. R. Gray, P. J. Hurst, S.H. Lewis, and R. G. Meyer, Analysis and Design of Analog Integrated Circuits, 4th ed., pp. 849-850, 2001.
[13] J. A. Mataya, G. W. Haines, and B. S. Marshall, “IF amplifier using compensated transistors,” IEEE J. Solid-State Circuits, vol. 3, pp. 401-407, Dec. 1968.
[14] P. J. Hurst , S. H. Lewis J. P. Keane, F. Aram, and K. C. Dyer, “Miller compensation using current buffers in fully differential CMOS two-stage operational amplifiers,” IEEE Trans. Circuits and Systems I, vol. 51, pp. 275-285, Feb. 2004.
[15] J. N. Babanezhad and R. Gregorian, “A programmable gain/loss circuit,” IEEE J. Solid-State Circuits, vol. 22, pp. 1082-1089, Dec. 1987.
[16] Tsumg-Sum Lee, Wei-Chang Liu,and Chu-Teng Chung,2004,“Design Techniques for CMOS Very-Low-Voltage Operational Amplifier with Enhanced Power Supply Rejection Ratio”,accepted by 2004 IEEE Midwest Symposium on Circuit and Systems,Hiroshima,Japan.
[17]Behzad Razavi, Design of Analog CMOS Integrated Circuits, pp.363-373,2001.