高速的串列傳輸利用差動信號來傳送具有抗雜訊優點，但傳送端和接收端不同步且信號會有抖動的現象，需要克服這些問題所以高速信號的傳輸品質有一部分是取決於接收端的時脈和資料回復電路(Clock and Data Recovery, CDR)的優劣和另一部分則是受到信號抖動的影響，本論文以Universal Serial Bus (USB)為例選擇電路較易實現且效能較好的phase-picking CDR電路和建立一個高速信號的測試模型，考慮信號在此模型的傳輸過程中所受到的抖動影響，之後透過USB高速信號的眼圖測試規格和Matlab模擬可以去分析不同狀況下的信號傳輸品質，相信此方法也可去分析其它的高速電路。

The high speed serial transmission bus using the differential signal has the anti-noise merit. Transmitter and receiver are not synchronous also the differential signal have jitter influence, needs to overcome these questions. Therefore the high speed signal transmission quality has a part is decided by the receiver clock and data recovery (CDR) circuit and another part is jitter influence. Selecting phase-picking CDR circuit is easier to realize also efficiency better and establishes a USB high speed signal test model according as USB physical layer and phase-picking CDR. Considered signal jitter influence in this model transmission process. Penetrates the USB eye mask test specification and the Matlab simulation may analyze under the different condition the signal transmission quality, believed this method also may analyze other high-speed circuits.

第一章 簡介 …………………………………………………1
1-1 研究背景與動機……………………….…..……1
1-2 研究問題與目的……………………………...…2
第二章 統計的應用與常態分佈….……………….…….4
2-1 統計的應用…….…………………………..……4
2-2 常態分佈的計算.…………………………..……4
第三章 相關文獻介紹….………….………………….……5
3-1 USB系統簡介 …….………..……………….….5
3-1-1 USB Transceiver PHY架構 …..…….……5
3-1-2 USB的編碼方式……………….…………6
3-3-3 信號測試方法……………………………6
3-2 Jitter的影響 ………………..…………...……10
3-2-1 Jitter的來源和分類…….…………….…10
3-2-2 Timing margin定義……………………..10
3-3 時脈及資料回復電路(CDR)討論……….……11
3-3-1 傳統類比CDR ….………...….….......…11
3-3-2 數位的Blind over-sampling CDR…………12
3-3-3 Phase detection algorithm 討論………...….13
3-3-3比較類比CDR和blind over-sampling CDR
的優缺點………………………..….………14
第四章 信號測試模型與分析………………….…..……17
4-1模型架構………………………………….….…17
4-2傳輸信號的worst case…………………...….…18
4-3信號的參數定義和表示式…………………..…19
4-4傳輸信號的條件限制和分析…………..…..…..21
4-4最佳讀取點定義與推導………………..…..…..23
第五章 傳輸品質分析……………………………..…….25
5-1 Bit error rate(BER)的計算和模擬….……………25
5-1-1 BER的計算……………………….….….....25
5-1-2 BER的模擬………………….……......……26
5-2傳輸品質和BER的定義分析………...….…...…27
5-3傳輸品質的相關模擬分析…………………….…28
5-3-1 關於Phase offset的傳輸品質模擬……….…29
5-3-2 關於資料抖動標準差的傳輸品質模擬……....30
5-3-3 關於sampling rate的傳輸品質模擬……....…31
5-4 各種電路或媒介對傳書品質的影響及重要性…..31
5-5 雙向傳輸品質……………………………....…..…32
第六章 結論…………………………………………….....…35
參考資料…………………………………….…………..….....36

[1] “Universal Serial Bus Specification Revision 2.0”.
[2] 元件科技雜誌2004年2月號內文
[3] M.-J.Edward Lee, Willia J. Dally , Ramin Farjad-Rad, Hiok-Tiaq
Ng, Ranesh Senthinathan, John Edmondson, and John Poulton,”CMOS High-Speed I/O Present and Future”,International Conference on Computer Design,2003 IEEE.
[4] Ramin Farjad-Rad, Member, IEEE,William Dally, Fellow,IEEE,Hiok-Tiaq Ng, Member, IEEE,Ramesh Senthinathan,M.-J.Edward Lee, Rohit Rathi, and John Poulton, Senior Member, IEEE,”A Low-Power Multiplying DLL For Low-Jitter Multigigahertz Clock Generation in Highly Integrated Digital Chip”, IEEE.
[5] 新電子科技2004年五月
[6] J,Solid-State,Circuits,Vol.37,No.12,December 2002.
Chih-Kong Ken Yang, Ramin Farjad-Rad and Mrk A. Horowitz, “A 0.5um CMOS 4.0-Gbit/s Serial Link Transceiver with Data Recovery Using Oversampling,” IEEE J. Solid-State Circuits, Vol. 33, No. 5, May 1998,P713-P722.
[7] Jaeha Kim and Deog-Kyoon Jeong,Seoul National University, “Multi-Gigabit Rate Clock and Data Recovery Based on Blind Oversampling,” IEEE Communications Magazine,December 2003.
[8] Yen-Hung,”Module Generator of Data Recovery Circuits Using Oversampling Technique”
[9] Youngdon Choi, Deog-Kyoon Jeong and Wonchan Kim, ”Jitter Transfer Analysis of Tracked Oversampling Techniques for Multigigabit Clock and Data Recovery,” IEEE Transaction On Circuits and Systems, Vol. 50, No. 11, November 2003 ,P775-P783.
[10] Shyh-Jye Jou, Shu-Hua Kuo, Jui-Ta Chiu, Chu King, and Tim Liu, “A Serial Link Transceiver for USB2 High-Speed Mode,” 2001 IEEE,P72-P75.
[11] 陳雅玲,“Transmission Quality Analysis of Universal Serial Bus(USB)”.
[12] 呂坤庭,“Transmission Quality Analysis for High Performance Serial Bus,IEEE 1394-1995”.