近年來，由於數位電視、視訊手機的發展，類比訊號及數位訊號轉換技術的需求也日益增加。此外，隨著VLSI製程技術的進步類比/數位轉換器的製作精良且日新月異，所設計出來之IC亦愈趨精密與快速。
本論文設計了一個十六位元的類比/數位轉換器(Analog to Digital Converter, ADC)。本類比/數位轉換器是由四個4位元快閃式類比/數位轉換器(4-Bit Flash ADC)所組合成；首先利用第一個4位元快閃式類比/數位轉換器，來將類比輸入訊號轉換成4位元的數位輸出訊號，同時，再將輸入訊號利用電壓位移電路與放大器進行處理，將處理過的訊號輸入第二個4位元快閃式類比/數位轉換進行轉換，之後的8位元轉換也是使用相同原理；如此，將16位元分成四階來轉換，每階由一個4位元快閃式類比/數位轉換器轉換出4位元的數位輸出。
本論文設計的十六位元類比/數位轉換器可用TSMC 0.18微米製程技術製造。相信此設計將是極穩定且極具效率，廣受IC設計者歡迎。

In recently year, due to the developments in digital television and video cell phone, the technology needs of analog signal to digital signal are increased day by day. Furthermore, because the designs of ADC are better and better day by day, the ICs are going to accurate and fast.
In this thesis, a 16-Bits Flash ADC will be designed. This 16-Bits ADC will be composed by four 4-Bits Flash ADC. By using the first 4-Bits Flash ADC, the analog input signal will be converted to 4-Bits digital signal output, then the above analog input signal can be processed by voltage shift circuit and voltage amplifies. The processed signal is inputted the second 4-Bits Flash ADC. The convert of 8-Bits also use same process. The convert of the 16-Bits will be divided to four step process, every step process will be outputted 4-Bits by one 4-Bits Flash ADC.
The 16-Bits ADC could be produced by TSMC 0.18um process technology. I believe that the design will be very stable, very efficiency, and very popular for many IC designers.

誌謝 .Ⅰ
摘要 .Ⅱ
Abstract .Ⅲ
目錄 .IV
圖目錄 ..VII
縮寫中英對照表 .XII
第一章 緒論 ...1
1.1 前言……………………………………………………………….1
1.2 研究動機………………………………………………………….2
1.3 論文架構………………………………………………………….2
第二章 各種類比/數位轉換器架構介紹……………………………….4
2.1 快閃式類比/數位轉換器…………………………………………4
2.2 二階式類比/數位轉換器…………………………………………5
2.3 逐次接近類比/數位轉換器………………………………………6
2.4 折疊式類比/數位轉換器…………………………………………8
2.5 管線式類比/數位轉換器…………………………………………9
2.6 類比/數位轉換器的性能參數…………………………………..10
2.7 結語……………………………………………………………...13
第三章 類比/數位轉換器架構 .14
3.1 設計構想………………………………………………………...14
3.2 系統架構………………………………………………………...18
3.3 取樣保持電路…………………………………………………...20
3.4 運算放大器……………………………………………………...21
3.5 比較器…………………………………………………………...24
3.6 快閃式類比/數位轉換器(4位元)架構………………………….31
3.7 電壓位移電路…………………………………………………...33
3.8 數位編碼器……………………………………………………...36
3.9 時脈產生器……………………………………………………...40
3.10 電流源………………………………………………………….41
第四章 電路模擬結果及佈局方塊圖 .44
4.1 電路模擬………………………………………………………...44
4.1.1 取樣保持電路………………………………………………..44
4.1.2 二階式運算放大器…………………………………………..50
4.1.3 二階式比較器………………………………………………..58
4.1.4 電壓位移電路………………………………………………..66
4.1.5 編碼器電路…………………………………………………..68
4.1.6 時脈產生器…………………………………………………..74
4.1.7 類比/數位轉換器(16位元)電路…………………………….75
4.2 電路佈局方塊圖………………………………………………...81
第五章 結論 .82
附錄 .83
參考文獻 .87
自傳 .90

[1]陳丁再, “A/D轉換器入門”,全華科技圖書公司, 1995.
[2]吳錦川, “類比數位轉換器簡介”, 電子月刊第六巻第五期, 2000.
[3]陳信樹,杜明哲, “混合訊號電路元件取樣電路的設計原理與挑戰”, 新電子技雜誌215期二月號, 2004.
[4]曹恆偉,林浩雄,呂學士, “電子電路原理”, 東華書局, 1998.
[5]李峻霣, “類比COMS積體電路設計”, 滄海書局, 2003.
[6]曹恆偉,林浩雄, “微電子電路”, 台北圖書有限公司, 1998.
[7]劉濱達, “電子電路分析，模擬與設計”, 東華書局, 1996.
[8]岡村迪夫, “運算放大器電路設計”, 全華科技圖書公司,1993.
[9]張獻文, “使用電流模式之導管式類比數位轉換器”, 逢甲大學碩士論文, 2003.
[10]高小文, “低電壓(1.5V) 8位元50MS/s 類比/數位轉換器使用0.35um 1P4M CMOS製程”, 清華大學碩士論文, 2002.
[11]楊思傑, “低功率高速輸出之三角積分類比/數位轉換器設計”, 台灣大學碩士論文, 2003.
[12]趙建勝, “具有8倍內擠之八位元每秒二百萬次取樣快閃式類比/數位轉換器”, 成功大學碩士論文, 2003.
[13]David Johns, Ken Martin, “Analog Integrated Circuit Design”, John Wiley & Sons, 1997.
[14]Phillip E. Allen and Douglas R. Holberg, “CMOS Analog Circuit Design”, New York: oxford, 2002.
[15]Paul R. Gray, Paul J Hurst, Stephen H. Lewis, Robert G. Meyer, “Analysis and Design of Analog Integrated Circuits”, John Wiley & Sons, 2001.
[16]William D. Stanley, “Operational Amplifiers with Linear Integrated Circuits”, Prentice-Hall, 2002.
[17]Sidney Soclof, “Design and Applications of Analog Integrated Circuits”, Prentice Hall, 1991.
[18]Takeo Sekino, Masashi Takeda, Kotaro Koma, “A Monolithic 8b Two-Step Parallel ADC without DAC and Subtractor Circuits”, IEEE International Solid-State Circuits Conference, Digest of Technical Papers, pp. 46-47, 1982.
[19]Matt Kolluri, “A Multi-Step Parallel 10b 1.5us ADC”, IEEE Solid-State Circuits Conference, Digest of Technical Papers International, pp. 60-61, 1984.
[20]Stephen H. Lewis, Paul R. Gray, “A Pipelined 5MHz 9b ADC”, IEEE Solid-State Circuits Conference, Digest of Technical Papers, pp. 210-211, 1987.
[21]Nan-Sheng Lin, Bernard Frraenkel, Gordon Jacobs, “Sigma-Delta A/D and D/A for High Speed Voiceband Modems”, 1989 International Conference, vol. 4, pp. 2472-2475, 1989.
[22]Kh. Hadidi, Vincent S. Tso, G.C. Temes, “Fast Successive-Approximation A/D Converters”, IEEE Custom Integrated Circuits Conference, pp. 6.1/1-6.1/4, 1990.
[23]G Di Cataldo, G. Palumbo, “The semi-flash A/D converter”, IEEE Circuits and Systems, vol. 3, pp. 1529-1532, 1991.
[24]Masao Ito, Takahiro Miki, Shiro Hosotani, Toshio Kumamoto, Yukihiro Yamashita, Masaki Kijima, Keisuke Okada, “A 10b 20 Ms/s 3 V-supply CMOS A/D converter for integration into system VLSIs”, IEEE International Solid-State Circuits Conference, pp. 48-49, 1994.
[25]Tzu-Chao Lin, Jiin-Chuan Wu, “A Two-Step A/D Converter in Digital CMOS Processes”, IEEE Asia-Pacific Conference, pp. 177-180, 2002.
[26]Jincheol Yoo, Daegyu Lee, Kyusun Choi, Ali Tangel, “ Future-Ready Ultrafast 8bit CMOS ADC for System-on-Chip Applications”, ASIC/SOC Conference, 4th Annual IEEE International Proceedings, pp. 455-459, 2001.
[27]Daegyu Lee, Jincheol Yoo, Keusun Choi, “Design Method and Automation of Comparator Generation for Flash A/D Converter”, Proceedings of International Symposium on Quality Electronic Design, pp. 138-142, 2002.
[28]Jincheol Yoo, Keusun Choi, Jahan Ghaznavi, “Quantum Voltage Comparator for 0.07um CMOS Flash A/D Converters”, Proceedings of the IEEE Computer Society Annual Symposium on VLSI, pp. 280-281, 2003.
[29]Jieh-Tsorng Wu, Bruce A. Wooley, “A 100 MHz pipelined CMOS comparator for flash A/D conversion”, IEEE Custom Integrated Circuits Conference, pp. 18.3/1-18.3/4, 1988.
[30]Kenneth R. Stafford, Paul R. Gray, Richard A. Blanchard, “A complete monolithic sample/hold amplifier”, IEEE Journal of Solid-State Circuits, vol. sc-9, No 6, pp. 381-387, 1974.