|
[1] Jun Hanari,“Development of a 10.4-in. UXGA display using low-temperature poly-Si technology,” Journal of the SID, vol. 10, pp. 53-56, 2002. [2] Yasuhisa Oana, “Current and future technology of low-temperature poly-Si TFT-LCDs,” Journal of the SID, vol. 9, pp. 169-172, 2001. [3] Kiyoshi Yoneda, Hidenori Ogata, Shinji Yuda, Kohji Suzuki, Toshifumi Yamaji, Shiro Nakanishi, Tsutomu Yamada, and Yoshihiro Morimoto, “Optimization oflow-temperature poly-Si TFT-LCDs and a large-scale production line for large glass substrates,” Journal of the SID, vol. 9, pp. 173-179, 2001. [4] J. G. Blake, J. D. III Stevens, and R. Young, “Impact of low temperature polysilicon on the AMLCD market,” Solid State Tech., vol. 41, pp. 56-62, 1998. [5] Y. Aoki, T. Lizuka, S. Sagi, M. Karube, T. Tsunashima, S. Ishizawa, K. Ando, H. Sakurai, T. Ejiri, T. Nakazono, M. Kobayashi, H. Sato, N. Ibaraki, M. Sasaki, and N. Harada, “A 10.4-in. XGA low-temperature poly-Si TFT-LCD for mobile PC applications,” in SID Tech. Dig., 1999, pp. 176-179. [6] H. J. Kim, D. Kim, J. H. Lee, I. G. Kim, G. S. Moon, J. H. Huh, J. W. Hwang, S. Y. Joo, K. W. Kim, and J. H. Souk, “A 7-in. full-color low-temperature poly-Si TFT-LCD,” in SID Tech. Dig., 1999, pp. 184-187. [7] Y. Matsueda, T. Ozawa, M. Kimura, T. Itoh, K. Kitwada, T. Nakazawa, H. Ohsima, “A 6-bit-color VGA low-temperature poly-Si TFT-LCD with integrated digital data drivers,” in SID Tech. Dig., 1998, pp. 879-882. [8] Mutsumi Kimura, Ichio Yudasaka, Sadao Kanbe, Hidekazu Kobayashi, Hiroshi Kiguchi, Shun-ichi Seki, Satoru Miyashita, Tatsuya Shimoda, Tokuro Ozawa, Kiyofumi Kitawada, Takashi Nakazawa, Wakao Miyazawa, and Hiroyuki Ohshima,“Low-temperature polysilicon thin- film transistor driving with integrated driver for high-resolution light emitting polymer display,” IEEE Trans. Electron Devices, vol. 46, pp. 2282-2288, 1999. [9] Mark Stewart, Robert S. Howell, Leo Pires, Miltiadis K. Hatalis, Webster Howard, and Olivier Prache, “Polysilicon VGA active matrix OLED displays – technology and performance,” in IEDM Tech. Dig., 1998, pp. 871-874. [10] Mark Stewart, Robert S. Howell, Leo Pires, and Miltiadis K. Hatalis, “Polysilicon TFT technology for active matrix OLED displays,” IEEE Trans. Electron Devices, vol. 48, pp. 845-851, 2001. [11] Tatsuya Sasaoka, Mitsunobu Sekiya, Akira Yumoto, Jiro Yamada, Takashi Hirano,Yuichi Iwase, Takao Yamada, Tadashi Ishibashi, Takao Mori, Mitsuru Asano, Shinichiro Tamura, and Tetsuo Urabe, “A 13.0-inch AM-OLED display with top emitting structure and adaptive current mode programmed pixel circuit (TAC),” in SID Tech. Dig., 2001, pp. 384-387. [12] Zhiguo Meng, Haiying Chen, Chengfeng Qiu, Hoi S. Kwok, and Man Wong, “Active- matrix organic light-emitting diode display implemented using metal-induced unilateral crystallized polycrystalline silicon thin- film transistors,” in SID Tech. Dig., 2001, pp. 380-383. [13] Zhiguo Meng and Man Wong, “Active- matrix organic light-emitting diode displays realized using metal- induced unilaterally crystallized polycrystalline silicon thin-film transistors,” IEEE Trans. Electron Devices, vol. 49, pp. 991-996, 2002. [14] G. Rajeswaran, M. Itoh, M. Boroson, S. Barry, T. K. Hatwar, K. B. Kahen, K. Yoneda, R. Yokoyama, T. Yamada, N. Komiya, H. Kanno, and H. Takahashi, “Active matrix low temperature poly-Si TFT / OLED full color displays: development status,” in SID Tech. Dig., 2000, pp. 974-977. [15] W. G. Hawkins, “Polycrystalline-silicon device technology for large-area electronics,” IEEE Trans. Electron Devices, vol. 33, pp. 477-481, 1986. [16] I-W. Wu, “Cell design considerations for high-aperture-ratio direct-view and projection polysilicon TFT-LCDs,” in SID Tech. Dig., 1995, pp. 19-22. [17] M. Takabatake, J. Ohwada, Y. A. Ono, K. Ono, A. Mimura, N. Konishi, “CMOS circuits for peripheral circuit integrated poly-Si TFT LCD fabricated at low temperature below 600 degrees C,” IEEE Trans. Electron Devices, vol. 38, pp. 1303-1309, 1991. [18] S. Uchikoga and N. Ibaraki, “Low temperature poly-Si TFT-LCD by excimer laser anneal,” Thin Solid Films, vol. 383, pp. 19-24, 2001. [19] T. Sameshima, “Status of Si thin film transistors,” J. Non-Cryst. Solids, vol. 227-230, pp. 1196-1201, 1998. [20] K. Tanaka, H. Arai, and S. Kohda, “Characteristics of offset-structure polycrystallinesilicon thin- film transistors,” IEEE Electron Device Lett., vol. 9, pp. 23-25, 1988. [21] B. H. Min, C. M. Park, and M. K. Han, “A novel offset gated polysilicon thin film transistor without an additional offset mask,” IEEE Electron Device Lett., vol. 16, pp.161-163, 1995. [22] Byung-Hyuk Min and Jerzy Kanicki, “Electrical characteristics of new LDD poly-Si TFT structure tolerant to process misalignment,” IEEE Electron Device Lett., vol. 20, pp. 335-337, 1999. [23] Shengdong Zhang, Ruqi Han, and Mansun J. Chan, “A novel self-aligned bottom gate poly-Si TFT with in-situ LDD,” IEEE Electron Device Lett., vol. 22, pp. 393-395, 2001. [24] Y. Uemoto, E. Fujii, F. Emoto, A. Nakamura, K. Senda, “A high- voltage polysilicon TFT with multigate structures,” IEEE Trans. Electron Devices, vol. 38, pp. 95-100, 1991. [25] Yasuyoshi Mishima and Yoshiki Ebiko, “Improved lifetime of poly-Si TFTs with a self-aligned gate-overlapped LDD structure,” IEEE Trans. Electron Devices, vol. 49, pp. 981-985, 2002. [26] M. Hatano, H. Akimoto, and T. Sakai, “A novel self-aligned gate-overlapped LDD poly-Si TFT with high reliability and performance,” in IEDM Tech. Dig., 1997, pp.523-526. [27] Kwon-Young Choi, Jong-Wook Lee, and Min-Koo Han, “Gate-overlapped lightly doped drain poly-Si thin- film transistors for large area-AMLCD,” IEEE Trans. Electron Devices, vol. 45, pp. 1272-1279, 1998. [28] Gi-Young Yang, Sung-Hoi Hur, and Chul-Hi Han, “A physical-based analytical turn-on model of polysilicon thin- film transistors for circuit simulation,” IEEE Trans. Electron Devices, vol. 46, pp. 165-172, 1999. [29] I-Wei Wu, Alan G. Lewis, Tiao-Yuan Huang, Warren B. Jackson, and Anne Chiang, “Mechanism and device-to-device variation of leakage current in polysilicon thin film transistors,” in IEDM Tech. Dig., 1990, pp. 867-870. [30] K. R. Olasupo, M. K. Hatalis, “Leakage current mechanism in sub- micron polysilicon thin- film transistors,” IEEE Trans. Electron Devices, vol. 43, pp. 1218-1223, 1996. [31] M. Lack, I-W. Wu, T. J. King, A. G. Lewis, “Analysis of leakage currents in poly-silicon thin film transistors,” in IEDM Tech. Dig., 1993, pp. 385-388. [32] M. Hack, and A. G. Lewis, “Avalanche-induced effects in polysilicon thin-film transistors,” IEEE Electron Device Lett., vol. 12, pp. 203-205, 1991. [33] M. Valdinoci, L. Colalongo, G. Baccarani, G. Fortunato, A. Pecora, and I. Policicchio, “Floating body effects in polysilicon thin- film transistors,” IEEE Trans. Electron Devices, vol. 44, pp. 2234-2241, 1997. [34] Alan G. Lewis, I-Wei Wu, Tiao Y. Huang, Mitsu Koyanagi, Anne Chiang and Richard H. Bruce, “Small geometry effects in n- and p-channel polysilicon thin film transistors,” in IEDM Tech. Dig., 1988, pp. 260-263. [35] Alan G. Lewis, Tiao Y. Huang, I-Wei Wu, Richard H. Bruce and Anne Chiang, “Physical mechanisms for short channel effects in polysilicon thin film transistors,” in IEDM Tech. Dig., 1989, pp. 349-352. [36] I. W. Wu, “Low temperature poly-Si TFT technology for AMLCD application,” in Tech. Dig. AM-LCD, 1995, pp. 7–10. [37] “Poly-Si TFT LCD technology and prospect of further displays,” in Tech. Dig. EDMS, 1997, pp. 309–312. [38] J. G. Fossum, A. Ortiz-Conde, H. Shichijo, and S. K. Banerjee, “Anomalous leakage current in LPVCD polysilicon MOSFET’s,” IEEE Trans. Electron Devices, vol. ED-32, pp. 1878–1884, Sept. 1985. [39] J. I. Han and C. H. Kan, “A self-aligned offset polysilicon thin-film transistor using photoresist reflow,” IEEE Electron Device Lett., vol. 20, pp. 476–477, Sept. 1999. [40] P. S. Shih, C. Y. Chang, T. C. Chang, T. Y. Huang, D. Z. Peng, and C. F. Yeh, “A novel lightly doped drain polysilicon thin-film transistor with oxide sidewall spacer formed by one-step selective liquid phase deposition,” IEEE Electron Device Lett., vol. 20, pp. 421–423, Aug. 1999. [41] T. Y. Huang, I.W.Wu,A.G. Lewis, A. Chiang, and R. H. Bruce, “Device sensitivity of field-plated high-voltage TFT’s and their application to low-voltae operation,” IEEE Electron Device Lett., vol. 11, pp. 541–543, Nov. 1990. [42] K. Tanaka, K. Nakazawa, S. Suyama, and K. Kato, “Characteristics of field-induced-drain (FID) poly-Si TFT’s with high on/off current,” IEEE Trans. Electron Devices, vol. ED-39, pp. 916–920, April 1992. [43] K. Y. Choi and M. K. Han, “A novel gate-overlapped LDD poly-Si thin film transistor,” IEEE Electron Device Lett., vol. 17, pp. 566–568, Dec. 1996. [44] W. J. Sah, J. L. Lin, and S. C. Lee, “High-performance a-Si:H thin-film transistor using lightly doped channel, “IEEE Trans. Electron Devices, vol. 38, no. 3, pp. 676-678, 1991. [45] K. Khakzar, and E. H. Lueder, “Modeling of amorphous-silicon thin-film transistors for circuit simulations with SPICE, “IEEE Trans. Electron Devices, vol.3, no. 6, pp. 1428-1434, 1992. [46] A. G. Lewis, T. Y. Huang, I. W. Wu, R. H. Bruce, and A. Chiang,, “Physical mechanisms for short channel effects in polysilicon thin film transistors, “IEDM Tech. Dig., pp. 249-352, 1989. [47] J. Levinson, G. Este, M. Rider, P. J. Scanlon, F. R. Shepherd, and W. D. Westwood, “Conductivity behavior in polycrystalline semiconductor thin film transistors,” J. Appl. Phys., vol. 53, no. 2, pp.193, 1982. [48] J. Y. W. Seto, “The electrical properties of polycrystalline silicon thin films, “J. Appl. Phys., vol. 46, no. 12, pp.5247, 1975. [49] R. E. Proano et al., “Development and electrical properties of undoped polycrystalline silicon thin film transistors,” IEEE Trans. Electron Devices, vol. 36, no. 9, pp. 1915, 1989. [50] H. G. Fossum, A. Oritz-Conde, H. Shichijo, and S. K. Banerjee, “Anomalous leakage current in LPCVD polysilicon MOSFET’s,” IEEE Trans. Electron Devices, vol. ED-32, pp. 1878–1884, 1985. [51] K. R. Olasupo and M. K. Hatalis, “Leakage current mechanism in sub-microm polysilicon thin-film transistors,” IEEE Trans. Electron Devices, vol. 43, pp. 1218–1223, July 1996. [52] K. Tanaka, H. Arai, and S. Kohda, “Characterization of offset-structure polycrystalline-silicon thin-film transistors,” IEEE Electron Device Lett., vol. 9, pp. 23–25, Jan. 1988. [53] B. H. Min, C. M. Park, and M. K. Han, “A novel offset gated polysilicon thin film transistor without an additional offset mask,” IEEE Electron Device Lett., vol. 16, pp. 161–163, May 1995. [54] C. M. Park, B. H. Min, J. H. Jun, J. S. Yoo, and M. K. Han, “Self-alignedoffset gated Poly-Si TFT’s with a floating sub-gate,” IEEE Electron Device Lett., vol. 18, pp. 16–18, Jan. 1997. [55] K. M. Chang, Y. H. Chung, G. M. Lin, J. H. Lin, and C. G. Deng, “A novel high-performance poly-silicon thin film transistor with a self-aligned thicker sub-gate oxide near the drain/source regions,” IEEE Electron Device Lett., vol. 22, pp. 472–474, Oct. 2001. [56] C. T. Liu and K. H. Lee, “An experimental study on the short-channel effects in undergated polysilicon thin film transistors with and without lightly doped drain structures,” IEEE Electron Device Lett., vol. 14, pp. 149–151, Mar. 1993. [57] H. C. Lin, C. M. Yu, C. Y. Lin, K. L. Yeh, T. Y. Huang, and T. F. Lei, “A novel thin-film transistor with self-aligned field induced drain,” IEEE Electron Device Lett., vol. 22, pp. 26–28, Jan. 2001. [58] K. R. Olasupo, W. Yarbrough, and M. K. Hatalis, “The effect of drain offset on current-voltage characteristics in sub micron polysilicon thin-film transistors,” IEEE Trans. Electron Devices, vol. 43, pp. 1306–1308, Aug. 1996. [59] Kwon-Young Choi, Jong-Wook Lee, and Min-Koo Han, “Gate-overlapped lightly doped drain poly-Si thin- film transistors for large area-AMLCD,” IEEE Trans. Electron Devices, vol. 45, pp. 1272-1279, 1998. [60] M. Hatano, H. Akimoto, and T. Sakai, “A novel self-aligned gate-overlapped LDD poly-Si TFT with high reliability and performance,” in IEDM Tech. Dig., 1997, pp. 523-526. [61] K. Ohgata, Y. Mishima, and N.Sasaki, “A new dopant activation technique for poly-Si TFTs with a self-aligned gate-overlapped LDD structure,” in IEDM Tech. Dig., 2000, pp. 205-208. [62] Yasuyoshi Mishima and Yoshiki Ebiko, “Improved lifetime of poly-Si TFTs with a self-aligned gate-overlapped LDD structure,” IEEE Trans. Electron Devices, vol. 49, pp. 981-985, 2002. [63] A. Valletta, Luigi Mariucci, Guglielmo Fortunato, S. D. Brotherton, and J. R. Ayres, “Hot carrier-induced degradation of gate overlapped lightly doped drain (GOLDD) polysilicon TFTs,” IEEE Trans. Electron Devices, vol. 49, pp. 636-642, 2002. [64] A. Pecora, F. Massussi, L. Mariucci, G. Fortunato, J. R. Ayres, and S. D. Brotherton, “Numerical analysis of the electrical characteristics of gate overlapped lightly doped drain polysilicon thin film transistors,” Jpn. J. Appl. Phys., vol. 38, pp. 3475-3481, 1999. [65] S. Lifshitz, M. Luryi, R. Pinto, and C. S. Rafferty, “Active-gate thin-film transistor,” IEEE Electron Device Lett., vol. 14, pp. 394–396, Aug. 1993. [66] J.R. Davis, A. E. Glaccum, K. Reeson, and P. L. F. Hemment, “Inproved subthreshold characteristics of n-channel SOI transistors,” IEEE Electron Device Lett., vol. 7, no. 10, p. 570, 1986. [67] C. D. Chen, M. Matloubian, R. Sundaresan, B. Y. Mao, C. C. Wei, and G. P. Pollack, “Single-transistor latch in SOI MOSFETs,” IEEE Electron Device Lett., vol. 9, no. 12, p. 636, 1988. [68] M. Hack, and A. G. Lewis, “Avalanche-induced effects in polysilicon thin-film transistors,” IEEE Electron Device Lett., vol. 12, pp. 203-205, 1991. [69]Ching-Wei Lin, Li-jing cheng, Yin-Lung Lu, and Huang-Chung Chung, “characterization of low temperature polysilicon TFTs with self-aligned graded LDD structure,” Mat.Res.Soc.SYMP.Proc.,vol.685E,D12.7.1-D12.7.6,2001.
|