臺灣博碩士論文加值系統

摘要

超大型積體電路的進步，使得現在微處理器所要求的高功率傳輸面臨了新一代的挑戰。正如Intel所預估的，由於晶片製程技術提高使晶片內部電晶體反應速度和數目持續增加，微處理器將操作在低電壓、大電流和高扭轉率（Slew Rate），而晶片內晶體數目和微處理器速度增加將導致電流需求和傳輸的速度都必須提升。為了減少微處理器的功率消耗，在電流持續增加的情況下，其輸入電壓勢必降低才能減少功率的消耗。對於未來的微處理器必須可以提供具有低電壓與大電流的特性，因此微處理器不但要考慮增加計算速度與效能之外，而且亦要增加輸出電流的扭轉率。一般為了要改善同步降壓轉換器的效率，皆採用多相交錯式同步降壓轉換器。因此，本論文擬應用多相交錯式同步降壓轉換器實際電路來驗證。

Abstract

The advance of VLSI brings a new challenge for transfering high power to microprocessors. As Intel predicted, the microprocessors will operate at low voltage, high current and high slew rate, with the continuous increase in the speed and transistor number within the chips. To increase transistor number and processor speed ，the improvement of current demands and transition speed is much more desirable. In order to reduce power consumption, the supply voltage of the microprocessors have been decreased.
For future microprocessors with low voltage and high current, can not only increae computation speed and performance, but can also increase slew rate of output current. In order to improve the efficiency of synchronous buck converter, multiphase interleave synchronous buck converter is widely used. In this paper, a multiphase interleave technology ,which can used in synchronous buck converter, is proposed.

目 錄

中文摘要 Ⅰ
英文摘要 Ⅱ
誌謝 Ⅲ
目錄 Ⅳ
圖目錄 Ⅶ
第一章 緒論 1
1.1 研究背景與目的 1
1.2 內容摘要 3
第二章 降壓轉換器簡介 5
2.1 前言 5
2.2 轉換器器簡介 5
2.2.1 降壓型轉換器 5
2.2.2 同步降壓型轉換器 6
2.2.3 多相交錯式降壓轉換器 7
2.2.4 準方波降壓轉換器 8
2.2.5 交錯式準方波降壓轉換器 9
第三章 迴授控制與電流偵測簡介 11
3.1 前言 11
3.2 迴授控制方法簡介 11
3.2.1 比例控制 11
3.2.2 積分控制 11
3.2.3 微分控制 12
3.2.4 比例積分控制 13
3.2.5 比例積分微分控制 15
3.3 電流偵測技術 17
3.3.1 串聯電阻法 17
3.3.2 MOSFET RDS(ON)偵測法 18
3.3.3 電感電壓偵測法 19
3.3.4 Sensor-Less 偵測法 20
3.3.5 平均電流偵測法 21
3.3.6 比流器電流偵測法 22
第四章 系統架構 24
4.1 前言 24
4.2 迴授補償控制方法 24
4.3 未加補償迴授電路模擬 25
4-4 加補償迴授電路模擬 26
4.5 多相交錯式降壓轉換器架構 29
4.6 電路系統結構 29
4.6.1 功率模組 31
4.6.2 電流偵測電路 31
4.6.3 比較器 31
4.6.4 電流迴授電路 32
4.6.5 電壓迴授電路 32
4.6.6 PWM驅動器 33
第五章 實驗結果 34
5.1 前言 34
5.2 二相交錯式降壓轉換器系統實作結果 34
5.2.1 系統實驗參數 34
5.2.2 系統元件介紹 35
5.2.3 動作原理 39
5.2.4 系統實驗結果 41
第六章 結論 48
參考文獻 49
作者簡介 52

圖 目 錄

圖2.1 傳統式降壓轉換器 6
圖2.2 同步降壓轉換器 7
圖2.3 多相交錯式降壓轉換器 8
圖2.4 準方波降壓轉換器及其控制訊號 8
圖2.5 多相準方波降壓轉換器 9
圖3.1 比例積分控制器之線路圖與波得圖 14
圖3.2 比例積分控制器之增益圖 15
圖3.3 比例積分控制器之相位圖 15
圖3.4 比例積分控制器之線路圖與波得圖 16
圖3.5 比例積分微分控制器之增益圖 17
圖3.6 比例積分微分控制器之相位圖 17
圖3.7 串聯電阻法 18
圖3.8 MOSFET RDS(ON)偵測法 18
圖3.9 電感電壓偵測法 20
圖3.10 Sensor-Less偵測法 21
圖3.11 平均電流偵測法 22
圖3.12 比流器電流偵測法 23
圖4.1 降壓轉換器 26
圖4.2 降壓轉換器之增益與相位圖 27
圖4.3 比例積分微分控制補償器 28
圖4.4 PID補償器增益與相位圖 29
圖4.5 補償後系統之增益與相位圖 29
圖4.6 系統方塊圖(a) 30
圖4.6 系統線路圖(b) 30
圖4.7 電流偵測電路圖 32
圖5.1 TL-084接腳方塊圖 38
圖5.2 TL-084輸出電壓與反應時間 38
圖5.3 LM339接腳方塊圖 38
圖5.4 RT9600功能方塊圖 39
圖5.5 RT9600驅動器線路圖 39
圖5.6 實體線路圖 40
圖5.7 實體線路圖 40
圖5.8 負載電壓曲線與負載電流曲線 44
圖5.9 PWM訊號 44
圖5.10 PWM訊號 45
圖5.11 第一相電感電流 45
圖5.12 第二相電感電流 46
圖5.13 閘極驅動訊號與電感電流 46
圖5.14 負載電流 45
圖5.15 負載電流 46
圖5.16 負載動態電流 46
圖5.17 負載動態電流 47

表 目 錄

表4-1 模擬參數 25
表5-1 電流偵測電路圖 34
表5-2 實際量測數據 42

參考文獻

[01] Frank Kern, Henry Koertzen,David Hiller, ”Intel VRD Processor Voltage and Current Specifications,” Intel Technology Symposium, September 2003.
[02]Craig Hershberg, David Hiller, “High Efficient Power Supply for Next Generation Desktop Platforms,” Intel Technology Symposium, September 2003.
[03]Law, Y.Y., Kong, J.H., Liu, J.C.P., Poon, N.K., Pong, M.H.,” Comparison of Three Topologies for VRM Fast Transient Application,” IEEE APEC, March 2002, pp. 210-215.
[04]Peng Xu, Jia Wei, Kaiwei Yao, Yu Meng, Fred C. Lee, “Investigation of Candidate Topologies for 12 V VRM,” IEEE APEC, pp. 686 – 692, March 2002.
[05]Wenkang Huang, Schuellein, G., Clavette, D.,”A Scalable Multiphase Buck Converter with Average Current Share Bus,” IEEE APEC, pp. 438-443, February 2003.
[06] Xunwei Zhou, Pit-Leong Wong, Peng Xu, Fred C. Lee, Alex Q. Huang, “Investigation of Candidate VRM Topologies for Future Microprocessors,”IEEE Trans. Power Electronics, pp.1172-1182, November 2000.
[07] Xunwei Zhou, Xingzhu Zhang, Jiangang Liu, Pit-Leong, Jiabin Chen, Ho-Pu Wu, Luca Amoroso, Fred C. Lee, Dan Y. Chen, “Investigation of Candidate VRM Topologies for Future Microprocessors,“ IEEE Appl. Power Electronics Conf., pp. 145-150, February 1998.


[08] Jia Wei, Peng Xu, Ho-Pu Wu, Fred C. Lee,Kaiwei Yao, Mao Ye, ”Comparison of Three Topology Candidates for 12 V VRM,” IEEE APEC, pp. 245-251, March 2001.
[09] Xunwei Zhou, Xu Peng; Fred C. Lee, “A High Power Density, High Efficiency and Fast Transient Voltage Regulator Module with a Novel Current Sensing and Current Sharing Technique,” IEEE APEC, pp. 289-294, 1999.
[10] Peng Xu, Jia Wei, Fred C. Lee, “The Active-Clamp Couple-Buck Converter-a Novel High Efficiency Voltage Regulator Modules,” IEEE, pp. 252-257, 2001.
[12] Wei Chen, Fred C. Lee, Xunwei Zhou, Peng Xu, “Integrated Planar Inductor Scheme for Multi-Module Interleaved Quasi-Square-Wave (QSW) DC/DC Converter,” IEEE, pp. 759-762, 1999.
[13] Peng Xu, Jia Wei, Fred C. Lee, “Multiphase Coupled-Buck Converter-a Novel High Efficient 12 V Voltage Regulator Module,” IEEE Trans. Power Electronics, pp. 74-82, 2003.
[14] Jia Wei, Peng Xu, Fred C. Lee, Mao Ye, “Static and Dynamic Modeling of The Active Clamp Coupled-Buck Converter,” IEEE PESC Conf., pp. 260-265, 2001.
[15] N.K. Poon, C.P. Liu, M.H. Pong, “A low cost DC-DC stepping inductance voltage regulator with fast transient loading response,” Applied Power Electronics Conference and Exposition(APEC 2001) Sixteenth Annual IEEE Vol. 1, No. 4-8, pp. 268 - 272, March 2001.
[16] Yuri Panov, Milan M. Jovanovic, “Design considerations for 12-V1.5-V, 50-A Voltage Regulator Modules,” IEEE Trans. Power Electronics, pp. 776-783, November 2001.
[17] Jia Wei, Fred C. Lee, A novel soft-switched, high-frequency, high-efficiency, high-current 12 V voltage regulator-the phase-shift buck converter Wei, J.; Lee, F.C.,Applied Power Electronics Conference and Exposition, 2003. APEC ''03. Eighteenth Annual IEEE Vol. 2, pp. 724 – 730, Feb. 2003.
[18] Richtek Technology Corp. “RT9600 Synchronous Rectified Buck MOSFET Drivers Datasheet”, March 2004, pp. 1-5.
[19] P.R.K. Chetty, “Modeling and Design of Switching Regulators,” IEEE Trans. Aerospace Electric Systems, May 1982, pp. 333-344.
[20] Hassan Pooya Forghani-zadeh, Gabriel A. Rincon-Mora, “Current-Sensing Techniques for DC-DC Converters, Circuits and Systems, MWSCAS-2002, The 2002 45th Midwest Symposium, Vol. 2, No. 4-7, pp. II-577 - II-580, Aug. 2002.
[21] Linear Technology Corp. “High Efficiency, High Density, Poly-Phase Converters for High Current Applications,” Application Note 77, pp.1-16, September 1999.
[22] Xunwei Zhou, Mauro Donati, Luca Amoroso, Fred C. Lee, “Improved Light-Load Efficiency for Synchronous Rectifier Voltage Regulator Module,” IEEE Trans. Power Electronics, pp. 826-834, September 2000.
[23] Ognjen Djekic, Miki Brkovic, “Synchronous Rectifiers vs. Schottky Diodes in a Buck Topology for Low Voltage Applications,” Power Electronics Specialists Conference, 1997 PESC ''97 Record., 28th Annual IEEE Vol. 2, No. 22-27, pp. 1374 – 1380, June 1997.
[24] Joseph G. Renauer, “hallenges in Powering High Performance, Low Voltage Processors,” Applied Power Electronics Conference and Exposition, APEC ''96 Conference Proceedings 1996., Eleventh Annual,Vol. 2, No. 3-7, pp. 977 – 983, March 1996.
[25] I. Zafrany, Ben-Yaakov Sam, “Average Modeling, Analysis and Simulation of Current Shared DC-DC Converters,” Power Electronics Specialists Conference, 1998 PESC 98 Record 29th Annual IEEE Vol. 1, No. 17-22, pp. 640 – 646, May 1998.
[26] Robert W. Erickson, Dragan Maksimovic, “Fundamentals of Power Electronics 2nd,” Kluwer Academic Publishers, 2001.

[27]林俊良、劉煥彩、蘇懷文”自動控制精義”，台北，全威圖書有限公司，民國八十九年
[28]TL-084 JFET-Input Operational Amplifiers data sheet, ti081.pdf from the World Wide Web: http://www.blecken.de/download
[29]LM339 Single Supply Quad Comparators data sheet, LM339-D.pdf from the World Wide Web : http://www.onsemi.com/pub/Collateral