|
[1]The International Technology Roadmap for Semiconductors (ITRS) 2003: http://public.itrs.net/ [2]Shi-Yu Huang, Ding-Ming Kwai, and Chris Huang, “A BIST Architecture for At-Speed DRAM Testing,” Journal of the Chinese Institute of Electrical Engineering, Vol. 8, No. 4, pp. 387-394, Nov. 2001. [3]Chih-Tsun Huang, Jing-Reng Huang, Chi-Feng Wu, Cheng-Wen Wu, Tsin-Yuan Chang, “A Programmable BIST Core for Embedded DRAM,” IEEE Transactions on Design and Test of Computers, Vol. 16, Issue 1, pp. 59-70, Jan. 1999. [4] Chih-Wea Wang, Chi-Feng Wu, and Jin-Fu Li et al., “A Built-In Self-Test and Self-Diagnosis Scheme for Embedded SRAM,” Proceedings of 9th Asia Test Symposium, pp. 45-50, 2000. [5] Chin-Tsung Mo, Chun-Len Lee, and Wen-Ching Wu, “A Self-Diagnostic BIST Memory Design Scheme,” Proceedings of Memory Technology, Design and Testing Workshop, pp. 7-9, 1994. [6] http://www.samsung.com/Products/Semiconductor/DRAM/RDRAM/ [7]W. L. Wang, K. J. Lee, and J. F. Wang, “A Universal March Pattern Generator for Testing Embedded Memory Cores,” Proceedings of 12th Annual IEEE ASIC/SOC Conference, pp. 228-232, 1999. [8]W. L. Wang, K. J. Lee, and J. F. Wang, “An On-Chip March Pattern Generator For Testing Embedded Memory Cores”, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, Vol. 9, No. 5, pp. 730-735 , Oct. 2001. [9] H. Koike, T. Takeshima, and M. Takeda, “A BIST Scheme Using Microprogram ROM for Large Capacity Memories,” Proceedings of International Test Conference, pp. 815-822, 1990. [10] A. Benso, S. D. Carlo, G. D. Natale, P. Prinetto, and P. Torino, “A Programmable BIST Architecture for Clusters of Multiple-Port SRAMs,” Proceedings of International Test Conference, pp. 557-566, 2000. [11] Kamran Zarrineh and Shambhu J. Upadhyaya, “On Programmable Memory Built-In Self Test Architecture,” Proceedings of Design, Automation and Test in Europe Conference, pp. 708-713, 1999. [12]Ching-Hong Tsai and Cheng-Wen Wu, “Processor-Programmable Memory BIST for Bus-Connected Embedded Memories,” Proceedings of Asia and South Pacific Design Automation Conference, pp. 325-330, 2001. [13]B. H. Fang and N. Nicolici, “Power-Constrained Embedded Memory BIST Architecture,” Proc. of IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems, 2003 [14]B. N. Dostie, A. Silburt, and V. K. Agarwal, “A Serial Interfacing Technique for Built-In and External Testing of Embedded Memories,” Proceedings of Custom Integrated Circuits Conference, pp. 22.2-1-22.2-5, 1989. [15]M. Abramovici, M. A. Breuer, and A. D. Friedman, “Digital Systems Testing and Testable Design,” Computer Science Press, New York, 1990. [16]Y. Zorian, “A distributed BIST control scheme for complex VLSI devices,” In Proc. IEEE VLSI Test Symp., pp. 4–9, 1993. [17]A. Maheshwari, W. Burleson, R. Tessier, “Trading off reliability and power-consumption in ultra-low power systems,” Proceedings of International Symposium on Quality Electronic Design, pp. 361-366, 2002. [18]Mehta H., Owens R.M. and Irwin M.J., “Some issues in gray code addressing,” in Proceedings of Sixth Great Lakes Symposium on VLSI, pp. 178 – 181, 1996. [19]Y. W. Chang, “Design and Automatic Generation for Universal Memory Built-In Self-Test System,” Master Thesis, Dept. of E.E., NCKU, Taiwan, June 2004. [20]John F. Wakerly “Digital Design: Principles and Practices,” Prentice Hall 2001. [21]Ing. Ivo Viščor, “Gray counter in VHDL,” in Proceedings of the Student FEI 2000, Brno 2000, pp. 399-401, 2000. [22]A. J. van de Goor, “Testing Semiconductor Memories, Theory and Practice,” Gouda, The Netherlands: ComTex, 1998. [23]A. J. van de Goor, I. B. S. Tlili, and S. Handiousi, “Converting March Tests for Bit-Oriented Memories into Tests for Word-Oriented Memories,” Proc. Int’l Workshop on Memory Technology, Design and Testing, pp. 44-52, 1998. [24]A. J. van de Goor and I. B. S. Tlili, “March Tests for Word-Oriented Memories,” Proc. Design, Automation and Test in Europe Conference and Exhibition, pp. 501-508, 1998. [25]P1500 SECT Task Forces. IEEE P1500 Website: http://grouper.ieee.org/groups/1500/ [26]http://www.micron.com/ [27]C. F. Wu, C. T. Huang, K. L. Cheng, and C. W. Wu, “Fault Simulation and Test Algorithm Generation for Random Access Memories,” IEEE Trans. on CAD, Vol. 21, No. 4, pp. 480-490, April 2002. [28]http://www.springsoft.com.tw/ [29]http://www.transeda.com/ [30]IP Qualification Alliance, “IP Qualification Guidelines,” http://www.taiwanipgateway.org/IPQ/index.jsp
|