跳到主要內容

臺灣博碩士論文加值系統

(44.211.117.197) 您好!臺灣時間:2024/05/21 03:33
字體大小: 字級放大   字級縮小   預設字形  
回查詢結果 :::

詳目顯示

我願授權國圖
: 
twitterline
研究生:劉朝陽
研究生(外文):Chao-Yang Liu
論文名稱:應用柔性演算法搜尋晶圓廠現場控制策略
論文名稱(外文):Applying Soft Computing Approaches to Search Shop Floor Control Strategies in Wafer Fabrication
指導教授:沙永傑沙永傑引用關係
指導教授(外文):D. Y. Sha
學位類別:博士
校院名稱:國立交通大學
系所名稱:工業工程與管理系所
學門:工程學門
學類:工業工程學類
論文種類:學術論文
論文出版年:2005
畢業學年度:93
語文別:英文
論文頁數:67
中文關鍵詞:晶圓製造現場控制模擬柔性演算法
外文關鍵詞:Wafer FabricationShop Floor ControlSimulationSoft computing
相關次數:
  • 被引用被引用:0
  • 點閱點閱:241
  • 評分評分:
  • 下載下載:0
  • 收藏至我的研究室書目清單書目收藏:1
半導體業是台灣最重要也是未來具成長性的產業之一,晶圓製造更是其製程之關鍵所在。一般來說,晶圓的製造程序,通常需要200~300道的製程步驟才能完成。由於晶圓製造之繁複與再回流特性(reentrant),使其生產控制十分複雜。因此有許多文獻針對此領域進行研究,包括投料、排程、派工等現場控制策略均是學者研究之重心所在。然而,過去相關研究多僅單獨探討上述主題,較缺乏整合之研究,研究成果僅能達到局部最適化;另外晶圓廠製程再加工情形也多予忽略,當生產系統發生不良需進行再加工時,相關研究所建構之生產控制策略可能喪失其適用性。因此本研究將考量再加工因素,並結合投料、派工等進行整合性研究,利用柔性演算法(遺傳演算法、模擬退火法和禁忌收尋法)搭配模擬工具,進行生產控制策略整合性之探討,使能快速搜尋出最適生產控制策略組合(投料策略、派工策略和再加工策略),在考量不同績效指標(如在製品、流程時間、遲延、遲延比率、延遲成本和產出量)的前提下,尋找全面性最適合之生產控制策略組合,使晶圓製造廠的生產控制能達到全面最適化的理想。由結果顯示,本研究在合理的時間內,根據不同的績效指標搜尋出最適生產控制策略組合。最後,本研究根據研究結果提出一模擬-搜尋(Simulation-Search)程序以供管理者參考,利用本程序管理者可快速搜尋生產系統內之最適生產控制策略組合。
The semiconductor manufacturing industry is one of the most important industries in Taiwan. Wafer fabrication is an essential process in semiconductor manufacturing. However, controlling the production system on the shop floor is extremely difficult owing to the complicated manufacturing process and reentrant characteristics. Hence, selecting a suitable shop floor control (SFC) strategy for wafer fabrication is very important. Included in this research are decision problems for order review/release, dispatching and rework strategies. Unlike previous research, which these three SFC strategies are dealt with separately, this paper will consider these three SFC strategies simultaneously. The proposed combination simulation and soft computing approaches (genetic algorithm, simulated annealing and tabu search) are presented for SFC strategies in wafer fabrication. The objective is to seek the near global optimum solution for the combination of SFC strategies for a specific performance indicator, such as WIP, flow time, tardiness, tardy rate, delay cost and throughput within the reasonable computational time. From the results, the proposed methodology is found to perform well for combinations of SFC strategies using different performance indicators in wafer fabrication. Considerable computational time is saved in this research. The results indicate that a concept of simulation-search procedure should be applied in order to solve the decision-making problem for SFC multiple control strategies quickly in a production system.
[1] Azzaro-Pantel, C., L. Bernal-Haro, P. Baudet, S. Domenech and L. Pibouleau, “A Two-Stage Methodology for Short Term Batch Plant Scheduling: Discrete-Event Simulation and Genetic Algorithm”, Computers & Chemical Engineering, 22(10), pp. 1461-81, 1998.
[2] Beragamaschi, D., R. Cigolini, M. Perona and A. Portioli, “Order Review and Release Strategies in a Job Shop Environment: a Review and a Classification”, International Journal of Production Research, 35(2), pp. 399-420, 1997.
[3] Blackstone, J. H., D. T. Phillips and G. L. Hogg, “A State-of-the-Art Survey of Dispatching Rules for Manufacturing Job Shop Operations”, International Journal of Production Research, 20(1), pp. 27-45, 1982.
[4] Chang, H. H., “Optimal Parameter Design via Soft Computing”, Dissertation, National Chao Tung University, 1999.
[5] Chen, J. H., L. C. Fu, M. H. Lin and A. C. Huang, “Petri-Net and GA-Based Approach to Modeling, Scheduling, and Performance Evaluation for Wafer Fabrication”, IEEE Transactions on Robotics & Automation, 17(5), pp.619-636, 2001.
[6] Chung, S. H. and H. W. Huang, “The Design of Production Activity Control Policy”, Journal of the Chinese Institute of Industrial Engineers, 16(1), pp. 93-113, 1999.
[7] Fowler, J. W., S. Brown, H. Gold and A. Schoemig, “Measurable Improvements in Cycle-Time-Constrained Capacity”, 1997 IEEE International Symposium on Semiconductor Manufacturing Conference Proceedings, pp. A21-A24, 1997.
[8] Fu, H. P., “The Stochastic Heuristic in Resolving the Dynamic Robotic Assembly”, Dissertation, National Chao Tung University, 1998.
[9] Geiger, C. D., K. G. Kempf and R. Uzsoy, “A Tabu Search Approach to Scheduling an Automated Wet Etch Station”, Journal of Manufacturing Systems, 16(2), pp. 102-116, 1997.
[10] Glassey, C. R. and M. G. C. Resende, “A Scheduling Rule for Job Release in Semiconductor Fabrication”, Operations Research Letters, 7(5), pp. 213-217, 1988a.
[11] Glassey, C. R. and M. G. C. Resende, “Closed-Loop Job Release Control for VLSI Circuit Manufacturing”, IEEE Transactions on Semiconductor Manufacturing, 1(1), pp. 36-46, 1988b.
[12] Glover, F. and H. J. Greenberg, “New Approaches for Heuristic Search: a Bilateral Linkage with Artificial Intelligence”, European Journal of Operation Research, 39(2), pp.119-130, 1989.
[13] Goldberg, D. E., “Genetic Algorithms in Search, Optimization, and Machining”, Addison-Wesley1989.
[14] Glover, F., “Tabu Search, Part I”, ORSA Journal on Computing, 1(3), pp. 190-206, 1989.
[15] Glover, F., “Tabu Search, Part II”, ORSA Journal on Computing, 2(1), pp. 4-32, 1990.
[16] Glover, F. and M. Laguna, “Tabu search”, Kluwer Publisher, Boston, 1997.
[17] Holland, J. H., “Adaptation in Natural and Artifical Systems”, Ann Arbor: The University of Michigan Press, 1975.
[18] Horng, S. M., J. W. Fowler and J. K. Cochran, “A Genetic Algorithm Approach to Manage Ion Implantation Processes in Wafer Fabrication”, International Journal of Manufacturing Technology & Management, 1(2-3), pp. 156-172, 2000.
[19] Hsieh, B. W., C. H. Chen and S. C. Chang, “Fast Fab Scheduling Rule Selection by Ordinal Comparison-Based Simulation”, 1999 IEEE International Symposium on Semiconductor Manufacturing Conference Proceedings, pp. 53-56, 1999.
[20] Kim, J., R. C. Leachman and B. Suh, “Dynamic Release Control Policy for the Semiconductor Wafer Fabrication Lines”, Journal of the Operational Research Society, 47(12), pp. 1516-1525, 1996.
[21] Kim, Y. D., J. U. Kim, S. K. Lim and H.B. Jun, “Due-Date Based Scheduling and Control Policies in a Multiproduct Semiconductor Wafer Fabrication Facility”, IEEE Transaction on Semiconductor Manufacturing, 11(1), pp. 155-164, 1998a.
[22] Kim, Y. D., D. H. Lee, J.U. Kim and H. K. Roh, “A Simulation Study on Lot Release Control, Mask Scheduling, and Batch Scheduling in Semiconductor Wafer Fabrication Facilities”, Journal of Manufacturing Systems, 17(2), pp.107-117, 1998b.
[23] Kirkpatrick, S., C. D. Jr. Gelatt and M. P. Vecchi, “Optimization by Simulated Annealing”, Science, 220(4598), pp. 671-680, 1983.
[24] Lee, C. E. and C. W. Chen, “A Dispatching Scheme Involving Move Control and Weighted Due Date for Wafer Foundries”, IEEE Transaction on Components, Packaging, and Manufacturing Technology-Part C, 20(4), pp. 268-277, 1997.
[25] Lou, S. X. C. and P. W. Kager, “A Robust Production Control Policy for VLSI Wafer Fabrication”, IEEE Transactions on Semiconductor Manufacturing, 2(4), pp. 159-164, 1989.
[26] Lu, S. C. H., D. Ramaswamy and P. R. Kumar, “Efficient Scheduling Policies to Reduce Mean and Variance of Cycle-Time in Semiconductor Manufacturing Plants”, IEEE Transaction on Semiconductor Manufacturing, 7(3), pp. 374-388, 1994.
[27] Metropolis, N., A. Rosenbluth, M. Rosenbluth and A. Teller, “Equation of State Calculation by Fast Computing Machines”, Journal of Chemical Physics, 21, pp. 1087-1092, 1953.
[28] Melynk, S. A. and G. L. Ragatz, “An Evaluation of Order Release Mechanisms in a Job-Shop Environment”, Decision Sciences, 19(1), pp. 167-189, 1988.
[29] Miller, D. J., “Simulation of a Semiconductor Manufacturing Line”, Communication of The ACM, 33(10), pp. 99-108, 1990.
[30] Peyrol, E., P. Floquet, L. Pibouleau and S. Domenech, “Scheduling and Simulated Annealing. Application to a Semiconductor Circuit Fabrication Plant”, Computers & Chemical Engineering, 17(S1), pp. S39-S44, 1993.
[31] Ponnambalam, S. G., N. Jawahar and P. Aravindan, “A Simulated Annealing for Job Shop Scheduling”, Production planning and Control, 10(8), pp. 767-777, 1999.
[32] Ponnambalam, S. G., P. Aravindan and S. V. Rajesh, “A Tabu Search algorithm for Job Shop Scheduling”, International Journal of Advanced Manufacturing Technology, 16(10), pp. 765-771, 2000.
[33] Ponnambalam, S. G., N. Jawahar and B. S. Kumar, “Estimation of Optimum Genetic Control Parameters for Job Shop Scheduling”, International Journal of Advanced Manufacturing Technology, 19(3), pp. 224-234, 2002.
[34] Sha, D. Y., L.F. Hsieh and K. J. Chen, “Wafer Rework Strategies at the Photolithography Stage”, International Journal of Industrial Engineering, 8(2), pp. 122-130, 2001.
[35] Sha, D. Y., L.F. Hsieh and S. H. Lin, “A Study on Wafer Rework Strategies and Dispatching Rules at the Photolithography Stage”, Journal of the Chinese Institute of Industrial Engineers, 20(5), pp. 457-464, 2003.
[36] Taillard, E., “Some Efficient Heuristic Methods for Flow Shop Sequencing Problem”, European Journal of Operation Research, 47(1), pp.65-74, 1990.
[37] Uzsoy, R., C.Y. Lee and L. A. Martin-Vega, “A Review of Production Planning and Scheduling Models in the Semiconductor Industry Part Ⅰ: System Characteristics, Performance Evaluation and Production Planning”, IIE Transactions, 24(4), pp. 47-55, 1992.
[38] Uzsoy, R., C.Y. Lee and L. A. Martin-Vega, “A Review of Production Planning and Scheduling Models in the Semiconductor Industry Part Ⅱ: Shop-Floor Control”, IIE Transactions, 6(5), pp. 47-60, 1994.
[39] Wein, L. M., “Scheduling Semiconductor Wafer Fabrication”, IEEE Transaction on Semiconductor Manufacturing, 1(3), pp. 115-128, 1988.
[40] Yan, H., S. Lou, S. Sethi, A. Gardel and P. Deosthail, “Testing the Robustness of Two-Boundary Control Policies in Semiconductor Manufacturing”, IEEE Transactions on Semiconductor Manufacturing, 9(2), pp. 285-288, 1996.
[41] Yim, S. J. and D. Y. Lee, “Scheduling Cluster Tools in Wafer Fabrication Using Candidate List and Simulated Annealing”, Journal of Intelligent Manufacturing, 10(6), pp. 531-540, 1999.
[42] Zarger, A., “Effect of Rework Strategies on Cycle Time”, 17th International Conference on Computers and Industrial Engineering, 29(1-4), pp. 239-243, 1995.
QRCODE
 
 
 
 
 
                                                                                                                                                                                                                                                                                                                                                                                                               
第一頁 上一頁 下一頁 最後一頁 top