跳到主要內容

臺灣博碩士論文加值系統

(100.28.2.72) 您好!臺灣時間:2024/06/16 09:00
字體大小: 字級放大   字級縮小   預設字形  
回查詢結果 :::

詳目顯示

: 
twitterline
研究生:楊偉帆
論文名稱:在超長指令字的數位訊號處理器下的指令排程以降低能量消耗為目的
論文名稱(外文):Instruction Level Scheduling for Low-Power on VLIW DSP
指導教授:陳正陳正引用關係
學位類別:碩士
校院名稱:國立交通大學
系所名稱:資訊工程系所
學門:工程學門
學類:電資工程學類
論文種類:學術論文
論文出版年:2005
畢業學年度:93
語文別:英文
論文頁數:41
中文關鍵詞:省電指令匯流排指令排程
外文關鍵詞:low powerinstruction businstruction schedulingswitching activities
相關次數:
  • 被引用被引用:0
  • 點閱點閱:122
  • 評分評分:
  • 下載下載:8
  • 收藏至我的研究室書目清單書目收藏:2
個人攜帶式產品在現代生活中已經越來越普及。例如手機、數位照相機、PDA 等等。他們大都是靠充電電池運作,所以如何降低他們的電力消耗以延長他們的使用時間變成一個很重要的議題。而在處理器消耗能量的比例方面,指令的匯流排因為變化很頻繁,所以它佔了很大的比例。其中switching activities是影響指令匯流排能量消耗的一個很重要的因素。我們在本篇論文中針對降低 switching activities 提出ㄧ個方法Greedy Switching Activities Scheduling (GSAS)。GSAS包含了兩個階段,第一個階段是針對指令做排程並以降低 switching activities 為目的。根據實驗結果GSAS比MSAS更省能量消耗。第二階段是針對第一階段排出的schedule做registers re-assign的動作,目的也是爲了降低switching activities,而根據實驗結果可以發現第二階段可以更近ㄧ步的結省電力的消耗。
[1] V. Tiwari, S. Malik, and M.Fujita, “Power analysis of embedded software: A first step towards software power minimization,” in Proceedings of the IEEE.ACM International Conference on Computer Aided Design, Nov. 1994, pp. 110-115.

[2] N. Chang, K. Kim, and H. G. Lee, “Cycle-accurate energy measurement and characterization with a case study of the ARM7TDMI,” IEEE Tran. On VLSI Systems, vol. 10, no. 2, pp.146-154, Apr. 2002.

[3] L. -F. Chao, Andrea LaPaugh, and Edwin H. -M. Sha, “Rotation Scheduling: A Loop Pipelining Algorithm”, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, Vol. 16, Issue 3, pp. 229-239, March 1997.

[4] Nelson L. Passos and Edwin H. -M. Sha, “Achieving Full Parallelism using Multidimensional Retiming”, IEEE Transactions on Parallel and Distributed Systems, Vol. 7, No. 11, pp. 1150-1163, Nov. 1996.

[5] Nelson L. Pasos and Edwin H. -M. Sha, “Scheduling of Uniform Multidimensional Systems under Resource Constraints”, IEEE Transactions on Very Large Scale Integration Systems, Vol. 6, Issue 4, pp. 719-730, Dec. 1998.
[6] Mike Tien-Chien Lee, and Vivek Tiwari, and Sharad Malik, and Masahiro Fujita, “Power Analysis and Minimization Techniques for Embedded DSP Software”,IEEE Transactions on VLSI Systems, Vol 5, no1, pp. 123-133, March 1997.
[7] M. J. Irwin. Tutorial: Power reduction techniques in SoC bus interconnects. In 1999 IEEE International ASIC/SOC Conference, 1999.

[8] Texas Instruments, Inc. TMS320C6000 CPU and Instruction Set Reference Guide 2000
[9] Texas Instruments, Inc. TMS320C6000 Peripherals Reference Guide
.
[10] Aili Shao, Qingfeng Zhuge, Youtao Zhang, and Edwin H. -M. Sha, “Algorithms and Analysis of Scheduling for Low-power High-performance DSP on VLIW Processors”, accepted in International Journal of High Performance Computing and Networking.

[11] Zili Shao, Qingfeng Zhuge, Edwin H. -M. Sha, and Chantana Chantrapornchai, “Loop Scheduling for Minimizing Schedule Length and Switching Activities”, Proc. of International Symposium on Circuits and Systems, Vol. 5, pp. 109-112, May 2003.

[12] Zili Shao, Qingfeng Zhuge, Edwin H. -M. Sha, and Chantana Chantrapornchai, “Analysis and Algorithms for Scheduling with Minimal Switching Activities”, Proc. of 45th Midwest Symposium on Circuits and Systems, Vol. 1, pp. 372-375, Aug. 2002.

[13] C. Lee, J. -K. Lee, and T. Hwang, “Compiler Optimization on Instruction Scheduling for Low Power”, Proc. of International Symposium on System Synthesis, pp. 55-60, Sep. 2000.

[14] K. Choi and A. Chatterjee, “Efficient Instruction-level Optimization Methodology for Low-power Embedded Systems”, Proc. of International Symposium on System Synthesis, pp. 147-152, Oct. 2001.

[15] Markus Lorenz, Rainer Leupers, Peter Marwedel, Thorsten Drager, and Gerhard Fettweis, “Low-energy DSP Code Generation using a Genetic Algorithm”, Proc. of International Conference on Computer Design, pp. 431-437, Sep. 2001.

[16] E. Musoll and J. Cortadella, “Scheduling and Resource Binding or Low Power”, Proc. of International Symposium on System Synthesis, pp. 104-109, April 1995.

[17] Suvodeep Gupta and Srinivas Katkoori, “Force-directed Scheduling for Dynamic Power Optimization”, Proc. of IEEE Computer Society Annual Symposium on VLSI, pp. 68-73, April 2002.

[18] Daehong Kim, Dongwan Shin, and Kiyoung Choi, “Low Power Pipelining of Linear Systems: A Common Operand Centric Approach”, Proc. of International Symposium on Low Power Electronics and Designs, pp. 225-230, Aug. 2001.

[19] Zili Shao, Qingfeng Zhuge, Edwin H. –M. Sha, Meilin Li and Bin Xiao, “Switching-Activity Minimization on Instruction-level Loop Scheduling for VLIW DSP Applications”, Proc. of 15th IEEE International Conference on Application-Specific Systems, Architectures and Processors, Pages224 – 23, Sept. 2004 .

[20] H. Saip and C. L. Lucchesi, “Matching algorithm for bipartite graphs, Tecn. Rep.DCC-93-03 (Departamento de Cincia da Computao, Universidade Estudal de Campinas), March 1994.

[21] C. E. Leiserson and J. B. Saxe, Retiming synchronous circuity. Algorithmica, 6:5-35, 1991.
[22] M. J. Irwin. Tutorial: Power reduction techniques in SoC bus interconnects. In 1999 IEEE International ASIC/SOC Conference, 1999.
[23] http://www.ert.rwth-aachen.de/Projekte/Tools/DSPSTONE/dspstone.html

[24] Chun-Gi Lyuh, Taewhan Kim, Ki-Wook Kim, “Coupling-Aware High-level Interconnect Synthesis for Low power”, Proc. of the 2002 IEEE/ACM international conference in Computer-aided design, Page609 - 613, Nov. 2002.

[25] Yan Zhang, John Lach, Kevin Skadron, Mircea R. Stan. “Odd/Even Bus Invert with Two-Phase Transfer for Buses with Coupling”, Proc. of the international symposium on Low power electronics and design, Page 80 – 83, Aug. 2002.
QRCODE
 
 
 
 
 
                                                                                                                                                                                                                                                                                                                                                                                                               
第一頁 上一頁 下一頁 最後一頁 top