|
[1] D. M. W. Leenaerts, C. S. Vaucher, H. J. Bergveld, M. Thompson, and K. Moore, “A 15-mW Fully Integrated I/Q Synthesizer for Bluetooth in 0.18um CMOS,” IEEE J. Solid-State Circuits, vol. 38, no. 7, pp.1155-1161, July 2003. [2] IEEE Std 802.11b-1999, “Supplement To IEEE Standard For Information Technology- Telecommunications And Information Exchange Between Systems- Local And Metropolitan Area Networks- Specific Requirements- Part 11: Wireless LAN Medium Access Control (MAC) And Physical Layer (PHY) Specifications: Higher-speed Physical Layer Extension In The 2.4 GHz Band,” September 1999. [3] IEEE Std 802.11g-2003, “IEEE standard for information technology- telecommunications and information exchange between systems- local and metropolitan area networks- specific requirements Part II: wireless LAN medium access control (MAC) and physical layer (PHY) specifications,” June 2003. [4] IEEE Std 802.11a-1999, “Supplement to IEEE standard for information technology telecommunications and information exchange between systems - local and metropolitan area networks - specific requirements. Part 11: wireless LAN Medium Access Control (MAC) and Physical Layer (PHY) specifications: high-speed physical layer in the 5 GHz band,” September 1999. [5] D. Theil, C. Durdodt, A. Hanke, S. Heinen, S. V. Waasen, D. Seippel, D. P. Stabner, and K. Schumacher, "A Fully Integrated CMOS Frequency Synthesizer for Bluetooth,” IEEE Radio Frequency Integrated Circuits (RFIC) Symposium, pp. 103-106, Phoenix, Arizona, USA., May 20-22, 2001. [6] G. C. T. Leung and H. C. Luong, “A 1-V 5.2-GHz CMOS Synthesizer for WLAN Applications,” IEEE J. Solid-State Circuits, vol. 39, no. 11, pp. 1873-1882, November 2004. [7] K. Shu, E. S�鴨chez-Sinencio, J. Silva-Mart�瀋ez, and S. H. K. Embabi, “A 2.4-GHz Monolithic Fractional-N Frequency Synthesizer With Robust Phase-Switching Prescaler and Loop Capacitance Multiplier,” IEEE J. Solid-State Circuits, vol. 38, no. 6, pp. 866-874, June 2003. [8] E. Temporiti, G. Albasini, I. Bietti, R. Castello, and M. Colombo, “A 700-kHz Bandwidth Sigma-Delta Fractional Synthesizer with Spurs Compensation and Linearization Techniques for WCDMA Applications,” IEEE J. Solid-State Circuits, vol. 39, no. 9, pp. 1446-1454, Sepember 2004. [9] J. W. M. Rogers, F. F. Dai, M. S. Cavin, and D. G. Rahn, “A Multiband △∑ fractional-N Frequency Synthesizer for a MIMO WLAN Transceiver RFIC,” IEEE J. Solid-State Circuits, vol. 40, no. 3, pp. 678-689, March 2005. [10] Christina F. Jou, Kuo-Hua Cheng, Wei-Cheng Lien, Chun-Hsien Wu, and Chin-Hsien Yen, “A 2.45 GHz / 5.25 GHz Concurrent Dual-Band Receiver Front-End Using 0.18μm CMOS,” IEEE Transaction on Microwave Theory and Techniques Mini-Special Issue on: Papers of Asia-Pacific Microwave Conference (APMC 2004), New Delhi, India, December 15-18, 2004. [11] Jheng-Liang, Chen, “A Fully Integrated I/Q Integer-N Frequency Synthesizer for Bluetooth and A Research In Sub-Harmonic Mixer For Wireless Application In 0.25μm CMOS,” Thesis of Master’s Degree, Institute of communication engineering, NCTU, Taiwan, ROC, June 2004. [12] Hsien-Cheng Hsieh, “The Design of Low Power Voltage Controlled Oscillator and Fully Integrated 2.4GHz CMOS Integer-N Frequency Synthesizer,” Thesis of Master’s Degree, Institute of communication engineering, NCTU, Taiwan, ROC, June 2003. [13] Z. Shu, K.L. Lee, and B. H. Leung, “A 2.4-GHz Ring-Oscillator-Based CMOS Frequency Synthesizer With a Fractional Divider Dual-PLL Architecture,” IEEE J. Solid-State Circuits, vol. 39, no. 3, pp. 452-462, March 2004. [14] Christina F. Jou, Kuo-Hua Cheng, and Wei-Cheng Lien, “Design of a Low-Power and Wide Tuning Range SiGe VCO” IEEE Transaction on Microwave Theory and Techniques Mini-Special Issue on: Papers of Asia-Pacific Microwave Conference (APMC 2004), New Delhi, India, December 15-18, 2004. [15] Chih-Ming Hung, Brian A Floyd, Namkyu Park, Kenneth K. O, “Fully Integrated 5.35-GHz CMOS VCOs and Prescalars,” IEEE transactions on Microwave Theory and Techniques, vol.49, no.1, pp. 17-22, January 2001. [16] Bhattacharjee, J. et al, “A 5.8 GHz fully integrated low power low phase noise CMOS LC VCO for WLAN applications,” Microwave Symposium Digest, 2002 IEEE MTT-S International, vol. 1, pp. 585-588, Seattle, WA, USA, June 2-7, 2002. [17] David I. Sanderson and Sanjay Raman, “5-6GHz SiGe VCO with Tunable Ployhpase Output for Analog Image Rejection and I/Q Mismatch compensation,” IEEE Radio Frequency Integrated Circuits (RFIC) Symposium, pp. 683-686, Philadelphia, PA, USA, June 3-10, 2003. [18] Y. K. Chu and H. R. Chuang, “A fully integrated 5.8 GHz U-NII band 0.18-μm CMOS VCO,” IEEE Microwave and Wireless Components Letters, vol. 13, no. 7, pp. 287-289, July 2003. [19] B. Min and H. Jeong, “5-GHz CMOS LC VCOs With Wide Tuning Ranges,” IEEE Microwave and Wireless Components Letters, vol. 15, no. 5, pp. 336-338, May 2005. [20] Gwong-Wai Cheng, “A 5.25-GHz Fully Integrated CMOS Quadrature Voltage-Controlled Oscillator,” Thesis of Master’s Degree, Institute of communication engineering, NCTU, Taiwan, ROC, June 2002. [21] H.R. Kim, C.Y. Cha, S.M. Oh, M.S. Yang, and S.G. Lee, “A Very Low-Power Quadrature VCO with Back-Gate Coupling,” IEEE J. Solid-State Circuits, vol. 39, no. 6, pp. 952-955, June 2004. [22] Marc Tiebout, “Low-Power Low-Phase-Noise Differentially Tuned Quadrature VCO Design in Standard CMOS,” IEEE J. Solid-State Circuits, vol. 36, no. 7, pp. 1018-1024, July 2001. [23] H. Shin, Z. Xu, and M. F. Chang, “A 1.8-V 6/9-GHz Reconfigurable Dual-Band Quadrature LC VCO in SiGe BiCMOS Technology,” IEEE J. Solid-State Circuits, vol. 38, no. 6, pp.1028-1032, June 2003. [24] A. D. Berny, A. M. Niknejad, and R. G. Meyer, “A 1.8-GHz LC VCO With 1.3-GHz Tuning Range and Digital Amplitude Calibration,” IEEE J. Solid-State Circuits, vol. 40, no. 4, pp.909-917, April 2005. [25] J. Craninckx, M. Steyaert, “Wireless CMOS Frequency Synthesizer Design,” Kluwer Academic Publishers, 1998. [26] Behzad Razavi, “RF Microelectronics,” Prentice Hall, 1997. [27] Johan van der Tang and Dieter Kasperkovitz, “High-Frequency Oscillator Design for Integrated Transceivers,” Kluwer Academic Publishers, 2003. [28] D. Ham and A. Hajimiri, “Concepts and Methods of Optimization of integrated LC VCOs,” IEEE J. Solid-State Circuits, vol 36, no. 6, pp.896-909, June 2001. [29] Bram De Muer and Michiel Steyaert, “CMOS Fractional-N Synthesizers-Design for High Spectral Purity and Monolithic Integration,” Kluwer Academic Publishers, 2003. [30] Henrik O. Johansson, “A Simple Precharged CMOS Phase Frequency Detector,” IEEE J. Solid-State Circuits, vol. 33, no. 2, pp. 295-299, February 1998. [31] Alireza Zolfaghari, and Behzad Razavi, “A Low-Power 2.4-GHz Transmitter/Receiver CMOS IC,” IEEE J. Solid-State Circuits, vol. 38, no. 2, pp. 176-183, February 2003.
|