跳到主要內容

臺灣博碩士論文加值系統

(100.28.227.63) 您好!臺灣時間:2024/06/14 23:50
字體大小: 字級放大   字級縮小   預設字形  
回查詢結果 :::

詳目顯示

: 
twitterline
研究生:鍾卓翰
論文名稱:藉由非理想特性與功率分析達到三角積分類比數位轉換器之最佳化設計
論文名稱(外文):Optimization Designs of Sigma-Delta ADCs via Nonideality and Power Analyses
指導教授:陳福川陳福川引用關係
學位類別:碩士
校院名稱:國立交通大學
系所名稱:電機與控制工程系所
學門:工程學門
學類:電資工程學類
論文種類:學術論文
論文出版年:2005
畢業學年度:93
語文別:英文
論文頁數:97
中文關鍵詞:積分三角調變器三角積分調變器最佳化非理想特性
外文關鍵詞:sigma delta modulatordelta sigma modulatoroptimizationnonidealities
相關次數:
  • 被引用被引用:0
  • 點閱點閱:263
  • 評分評分:
  • 下載下載:60
  • 收藏至我的研究室書目清單書目收藏:1
由於傳統的積分三角類比數位轉換器設計過程需花費大量的時間和需要經過許多的錯誤嘗試。因此,在本篇論文中,我們提出一個針對積分三角類比數位轉換器的最佳化設計演算法。 首先我們必須透過了解電路上的不完美特性, 來建立積分三角電路的非理想特性模型,而為了估測其功率消耗,我們亦嘗試建立功率消耗模型。我們發現在積分三角調變器的電路中,各項設計參數如超取樣比、量化位元數…等的變化均有可能造成雜訊功率的改變,甚至造成整體功率消耗的變化。而不同設計參數的組合,亦可能會造成在系統效能上相當大的差異,所以我們在設計積分三角調變器時,需要一組最佳化的設計參數。我們所提出的最佳化演算法可以找出在特定系統規格下,能達到最大權重函數的一組設計參數,通常這便是所需的最佳化參數。這套演算法是由Mathematica這套數值軟體建構而成。最後我們將針對兩篇已發表的設計結果來做驗證的工作。
An optimization algorithm for the design of sigma delta ADCs is proposed. Conventional sigma delta ADCs design approach is a time consuming process and needs much trial and error. Through a systematic study of circuits’ imperfections, circuit nonidealitiy models are derived in output noise power forms. Power model is also presented in order to estimate the relative power consumption. Through analyzing the models, it is clear that variation of a design parameter can potentially affect several noises and errors in different ways, and may change system power rate. This complexity is qualitatively summarized into a table. The completeness of models allows us to propose an optimization algorithm to search globally for a combination of design parameters which meet the design specifications while minimizing power consumption. Our optimization algorithm is tested against two published design results. Some design discrepancies are observed, and they are analyzed and discussed. Parameter sensitivity issues are also visited.
[All 02] P. E. Allen, D. R. Holberg, CMOS Analog Circuit Design, second edition, OXFORD UNIVERSITY PRESS, 2002.
[Bai 95] Baird, R. T. and Fiez, T. S., “Linearity enhancement of multibit A/D and D/A converters using data weighted averaging,” IEEE Trans. Circuits Syst. II, vol. 42, pp. 753–762, December 1995.
[Bos 88] B. E. Boser and B. A. Wooley, “The Design of Sigma-Delta Modulation Analog-to-Digital Converters,” IEEE J. Solid-State Circuits, vol. 23, pp. 1298-1308, Dec. 1988.
[Bri 97] S. Brigati, F. Francesconi, V. Liberali,…, “Design considerations on very high resolution sigma-delta modulators,” Circuits and Systems, 1997. Proceedings of the 40th Midwest Symposium, Volume 1, Aug. 1997 Pages:285 – 288.
[Car 89] Carley, L. R., “A noise-shaping coder topology for 15+ bit converters,” IEEE J. Solid-State Circuits, pp. 267–273, April 1989.
[Cha 90] Chao, S. Nadeem, W. Lee, and C. Sodini, “A Higher Order Topology for Interpolative Modulators for Oversampling A/D Converters,” IEEE Trans. Circuits Syst., Vol. 37, No 3, pp. 309–318, March 1990.
[Che 95] Chen, F. and Leng, “A high resolution multibit sigma-delta modulator with individual level averaging,” IEEE J. Solid-State Circuits, pp. 453–460, April 1995.
[Dia 92] V. F. Dias, G. Palmisano, P.O’Leary, F. Maloberti, “Fundamental Limitations of Switched-Capacitor Sigma-Delta Modulators,” IEEE Proceedings-G, Vol. 139, pp. 27-32, February 1992.
[Fog 00] E. Fogleman, I. Galton, W. Huff and H. Jensen, “A 3.3-V Single-Poly CMOS Audio ADC Delta-Sigma Modulator with 98-dB Peak SINAD and 105-dB Peak SFDR,” IEEE J. Solid-State Circuits, vol. 35, pp. 297-307, March 2000.
[Fra 00] K. Francken, P. Vancorenland, and G. Gielen, “DAISY: A simulation-based high-level synthesis tool for delta-sigma modulators,” in Proc. IEEE/ACM Int. Conf. Computer-Aided Design, Nov. 2000, pp.188–192.
[Gag 03] R. Gaggl, A. Wiesbauer, G. Fritz, C. Schranze, P. Pessel, “A 85-dB Dynamic Range Multibit Delta-Sigma ADC for ADSL-CO Applications in 0.18-μm CMOS,” IEEE J. Solid-State Circuits, vol. 38, pp. 1105-1114, Jul. 2003.
[Gar 99] A. L. Garcia, Probability and Random Processes for Electrical Engineering, Second edition, Addison-Wesley Publishing, 1994.
[Gee 00] Y. Geerts, M. Steyaert and W. Sansen, “A High-Performance MultiBit CMOS ADC,” IEEE J. Solid-State Circuits, vol. 35 pp. 1829–1840, Dec. 2000.
[Gee 02] Y. Geerts, M. Steyaert and W. Sansen, Design of Multi-bit Delta-Sigma A/D Converters, Kluwer Academic Publishers, Inc., 2002.
[Gee 99a] Y. Geerts, A. Marques, M. Steyaert and W. Sansen, “A 3.3 V 15-bit Delta-Sigma ADC with a Signal Bandwidth of 1.1 MHz for ADSL-applications,” IEEE J. Solid-State Circuits vol. 34, no. 7, pp. 927–936, July 1999.
[Gee 99b] Y. Geerts, M. Steyaert, “Flash A/D specifications for multi-bit A/D converters,” Advanced A/D and D/A Conversion Techniques and their Applications, IEE 1999 No. 466. pp. 50-53.
[Gra 01] Paul R.Gray, Paul J.Hurst, Stephen H.Lewis and Robert G.Meyer, Analysis and Design of Analog Integrated Circuits. John Wiley & Sons, Inc., 2001.
[Gri 02] J. Grilo, I. Galton, K. Wang and G. Montemayor, “A 12-mW ADC Delta-Sigma Modulator With 80dB of Dynamic Range Integrated in a Single-Chip Bluetooth Transceiver,” IEEE J. Solid-State Circuits, vol. 37, pp. 271-278, March 2002.
[Hai 83] D. Haigh and B. Singh, “A Switching Scheme for Switched Capacitor Filters which Reduced the Effect of Parasitic Capacitances Associated with Switch Control Terminals,” Proceedings IEEE International Symposium on Circuits and Systems, pp. 586-589, 1983.
[Her 99] F. Herzel and B. Razavi, “A study of oscillator jitter due to supply and substrate noise,” IEEE Trans. Circuits Syst. II, vol. 46, pp. 56–62, Jan. 1999.
[Hey 04] P. Heydari, “Analysis of the PLL Jitter Due to Power/Ground and Substrate Noise,” IEEE Trans. Circuits Syst. I, vol. 51, pp. 2404–2416, Dec. 2004.
[Joh 97] D. A. Johns and K. Martin, Analog Integrated Circuit Design. John Wiley & Sons, Inc., 1997.
[Kas 03] S. M. Kashmiri, H. Hedayati, “Behavioral Modeling to circuit design steps of a 3-V digital audio sigma-delta modulator in 0.35um-CMOS,” Electrical and Computer Engineering, 2003. IEEE CCECE 2003. Canadian Conference, pp. 89 - 92 vol.1.
[Mac 96] G. A. S. Machado, N. C. Battersby, and C. Tomazou, “On the Development of Analogue Sampled-Data Signal Processing,” Analog Integrated Circuits and Signal Processing, 1996.
[Mal 03] P. Malcovati, S. Brigati, F. Francesconi, F. Maloberti, P. Cusinato and A. Baschirotto, “Behavioral modeling of switched-capacitor sigma-delta modulators,” IEEE Trans. Circuits Syst. I, vol. 50, pp. 352-364, March 2003.
[Mar 00] I. Marocco, “A noise model platform for discrete-time sigma-delta A/D converters in VLSI design,” Diploma Thesis, Politecnico di Bari, Bari, Italy, 2000.
[Mar 98a] A. Marques, V. Peluso, M. Steyaert and W. Sansen, “Analysis of the Trade-off between Bandwidth, Resolution and Power in Analog to Digital Converters”. Proceedings IEEE International Symposium on Circuits and Systems, Atlanta, May 1998, pp. 153-156.
[Mar 98b] A. Marques, V. Peluso, M. S. Steyaert, and W. M. Sansen, “Optimal parameters for modulator topologies,” IEEE Trans. Circuits Syst. II, vol. 45, pp. 1232–1241, Sept. 1998.
[Med 99] F. Medeiro, A. P. Verdu, A. R. Vazquez, Top-Down Design of High Performance Sigma-Delta Modulators. Kluwer academic publishers, 1999.
[Mil 03] R. Miller and S. Petrie, “A Multibit Sigma-Delta ADC for Multimode Receivers,” IEEE J. Solid-State Circuits, vol. 38, pp. 475-482, March 2003.
[Mok 94] K. Y. F. Mok, A. G. Constantinides, P. Y. K. Cheung, “A VLSI decimation filter for sigma-delta A/D Converters,” in Proc. IEEE Int. Conf. Advanced A-D and D-A Conversion Techniques and their Applications, pp. 36-41, Jul 1994.
[Ner 02] S. B. Nerurkar, K. H. Abed, R. E. Siferd, V. Venugopal, “Low power sigma delta decimation filter,” in Proc. IEEE Int. Symp. Circuits and Systems, vol. 1, pp. 647-650, Aug. 2002.
[Nor 89] S. R. Norsworthy, I. G. Post and H. S. Fetterman, “A 14-bit 80-kHz Sigma-Delta A/D Converter: Modeling, Design, and Performance Evaluation,” IEEE J. Solid-State Circuits, vol. 24, pp. 256-266, April. 1989.
[Nor 97] S. D. Norsworthy, R. Schreier, and G. C. Temes, Delta-Sigma Data Converters–Theory, Design, and Simulation. Piscataway, NJ:IEEE Press, 1997.
[Nys 96] O. J. A. P. Nys and R. K. Henderson, “An Analysis of Dynamic Element Matching Techniques in Sigma-Delta Mofulation,” in Proceedings IEEE International Symposium on Circuits and Systems, Atlanta, May 1996, pp. 231-234.
[Oli 02] O. Oliaei, P. Clément and P. Gorisse, “A 5-mW Sigma–Delta Modulator with 84-dB Dynamic Range for GSM/EDGE,” IEEE J. Solid-State Circuits, vol. 37, pp. 2-10, Jan. 2002.
[Pel 99] V. Peluso, M. Steyaert and W. M. C. Sansen, Design of low-voltage low-power CMOS delta sigma A/D Converters, Kluwer Academic Publishers, 1999.
[Pla 79] Van de Plassche, R. J. and Goedhart, D., “A monolithic 14-bit D/A converter,” IEEE J. Solid-State Circuits, pp. 552–556, January 1997.
[Raz 01] B. Razavi, Design of Analog CMOS Integrated Circuit, McGraw-Hill series in electrical and Computer engineering, McGraw-Hill, 2001.
[Reb 90] M. Rebeschini, N. R. Van Bavel, P. Rakers, R. Greene, J. Caldwell, and J. R. Haug, “A 16-b 160-kHz CMOS A/D Converter Using Sigma-Delta Modulation,” IEEE J. Solid-State Circuit, vol. 25, pp. 431-440, April 1990.
[Rio 04] R. d. Rio, J. M. Rosa, B. P. Verdu……., “Highly Linear 2.5-V CMOS Modulator for ADSL+,” IEEE Trans. Circuits Syst. I, vol. 51, pp. 47–62, Jan. 2004.
[Sch 97] R. Schreier, M. Goodson and B. Zhang, “An algorithm for computing convex positively invariant sets for delta-sigma modulators,” IEEE Trans. Circuits Syst. I, vol. 44, pp. 38-44, Jan. 1997.
[Sch 05] R. Schreier and G. C. Temes, Understanding Delta-Sigma Data Converters, IEEE Press, A JOHN WILEY & SONS, INC, Publication, 2005.
[Str 03] A. Strak, A. Gothenberg and H. Tenhunen, “Analysis of Clock Jitter Effects in Wideband Sigma-Delta Modulators for RF-Applications,” Analog Integrated Circuits and Signal Processing, vol. 41, pp. 223-236, 2004. Kluwer Academic Publishers.
[Ter 03] M. Terrovitis, K. Kundert, “Device noise simulation of ΔΣ modulators,” 2003. In www.designers-guide.com.
[Vle 01] K. Vleugels, S. Rabii and B. Wooley, “A 2.5-V Sigma-Delta Modulator for Broadband Communication Applications,” IEEE J. Solid-State Circuits, vol. 36, pp. 1887-1899, Dec. 2001.
[Weg 87] G. Wegmann, E. A. Vittoz and F. Rahali, “Charge Injection in Analog MOS switches,” IEEE J. Solid-State Circuits, vol. 22, no. 6, pp. 1091–1097, Dec. 1987.
[Wes 94] N. H. E. Weste, K. Eshraghian, PRICIPLES OF CMOS VLSI DESIGN, A Systems Perspective, second edition, Addison-Wesley Press, 1994.
[Will 94] L. Williams and B. Wooley, “A Third-Order Sigma-Delta Modulator with Extended Dynamic Range,” IEEE J. Solid-State Circuits, Vol. 29, pp. 193-202, March 1994.
[Wu 01] J. Y. Wu, S. B. Bibyk, “An efficient model for delta-sigma modulators, ”Circuits and Systems, 2001. MWSCAS 2001. Proceedings of the 44th IEEE 2001 Midwest Symposium, vol.1, pp. 227 – 230, Aug. 2001.
[Yao 04] L. Yao, M. Steyaert and W. Sansen, “A 1-V 140-uW 88-dB Audio Sigma-Delta Modulator in 90-nm CMOS,” IEEE J. Solid-State Circuits, vol. 39, pp. 1809-1818, Nov. 2004.
[Yin 92] G. Yin, F. Op’t Eynde and W. Sansen, “A High-Speed CMOS Comparator with 8-b Resolution,” IEEE J. Solid-State Circuits, vol. 29, no. 2, pp. 208–211, Feb. 1992.
QRCODE
 
 
 
 
 
                                                                                                                                                                                                                                                                                                                                                                                                               
第一頁 上一頁 下一頁 最後一頁 top