|
[1] A. Hairapetian, “An 81-MHz IF receiver in CMOS,” IEEE J. Solid-StateCircuits, vol. 31, pp. 1981–1986, Dec. 1996. [2] F. Singor and W. M. Snelgrove, “Switched-capacitor bandpass delta–sigma A/D modulation at 10.7 MHz,” IEEE J. Solid-State Circuits, vol. 30, pp. 184–192, Mar. 1995. [3] A. Ong and B. Wooley, “A two-path bandpass ΣΔ modulator for digital IF extraction at 20 MHz,” IEEE J. Solid-State Circuits, vol. 32, pp. 1920–1934, Dec. 1997. [4] T. Salo, S. Lindfors, and K. Halonen, “An 80-MHz bandpassΣΔmodulator for a 100-MHz IF receiver,” IEEE J. Solid-State Circuits, vol. 37, pp. 798–808, July 2002. [5] W. Black and D. Hodges, “Time interleaved converter array,” IEEE J. Solid-State Circuits, vol. 15, pp. 1022–1029, Dec. 1980. [6] W. C. Black, “Time-interleaved converter array,” U.S. Patent 4 633 226 A, Dec. 30, 1986. [7] C. M. Svensson and J. Youan, “Analog-to-digital converting arrangement,”U.S. Patent 5 585 796, Dec. 17, 1996. [8] S. Norsworthy, R. Schreirer, and G. Temes, Delta-Sigma Data Converters— Theory, Design, and Simulation. Piscataway, NJ: IEEE Press,1997. [9] Y.C.Wang, L.R. Dung, “A Low Power Double-Sampling Sigma-Delta Modulator with Switched-Opamp Technique for Biomedical Application,” M.S. thesis, National Chiao Tung University, Oct 2003. [10] L. Wu, Low-voltage 1.5-bit/stage pipeline analog-to-digital converter, M.S. thesis, Oregon State University, Jun. 1999. [11] H.H.Chang“The Design and Implementation of Bandpass Modulators,” M.S. thesis, National Taiwan University, Jun. 2001 [12] S. Rabii and B. A. Wooley, “A 1.8-V Digital-Audio Modulator in 0.8μ m CMOS,” IEEE J. Solid-StateCircuits, Vol. 32, Jun. 1997, pp. 783-796. [13] U. Moon, G. Temes, E. Bidari, M. Keskin, L. Wu, J. Steensgaard, and F. Maloberti, “Switched-capacitor circuit techniques in submicron low-voltage CMOS,” ICVC ’99 6th International Conference on VLSI and CAD, Oct 1999, pp. 349-358. [14] M. Dessouky and A. Kaiser, “Input Switch Configuration Suitable for Rail- to-Rail Operation of Switch-Opamp Circuits,” Electron. Letter., vol. 35, no. 1, 7th, January 1999, pp. 8-10. [15] Chun-Yu Hsieh, Cheng-Ching Huang,” Design of A Double Path 4th-Order Bandpass ΔΣ Modulator for Digital IF at 10.7MHz” M.S. thesis, Department of Electrical Engineering Tatung University ,Jun 2003. [16] S. Bazarjani and W. M. Snelgrove, “A 160MHz Fourth-Order Double-Sampled SC Bandpass Sigma-Delta Modulator,” IEEE Transactions on Circuits and Systems-II: Analog and Digital Signal Processing, vol. 45, no. 5, pp. 547-555, May 1998. [17] H. K. Chun, “A 70 MHz CMOS Bandpass Sigma-Delta ADC for Wireless Receivers,”Master Thesis, Hong Kong University, Aug. 1999. [18] R. Y. Tsai, The Design and Application of Bandpass Delta-Sigma Modulators, Master Thesis, National Taiwan University, June 1997. [19] B.Bazarjani and W/M.Snelgrove, “A 40MHz fourth-order double-sampling SC bandpass modulator,” in Proc. 1997 IEEE int. Symp. Circuits and Systems, June 1997, pp 73-76. [20] Teemu Salo, Saska Lindfors, and Kari A.I.Halonen,”A Double-Sampling SC-Resonator for Low Voltage Bandpass ΔΣ-Modulators,”in Proc. IEEE int. Symp. on Circuits and Systems, vol. 49, pp737-747, Dec 2002. [21] S. Jou, S. Wu, and C.Wang, “Low-power multirate architecture for IF digital frequency down converter,” IEEE Trans Circuits Syst. II, vol. 46, pp.991-1001, Aug. 1999. [22] Gustavsson,Wikner and Tan, “CMOS Data Converters for Communications,” Kluwer Academic Publishers, 2001. [23] W. C. Black and D. A. Hodghes, “Time Interleaved Converter Arrays”, IEEE J. of Solid-State Circuits, vol. SC-15, no. 6,pp.1022-29, Dec. 1980. [24] A. Centuori, U. Gatti, P. Malcovati, and F. Maloberti, “A 320-MHz four-path bandpass sigma–delta modulator,” in Proc. IEEE IMTC,Anchorage, AK, May 2002, pp. 497–500 [25] Feng Ying, Franco Maloberti, “A Mirror Image Free Two-Path Bandpass Sigma Delta Modulator with 72dB SNR and 86dB SFDR,” IEEE J. Solid-StateCircuits Conference 2004 [26] R. Gregorian and G. Temes, Analog MOS Integrated Circuits. New York; Wiley, 1986. [27] Piero Malcovati, Fabrizio Francesconi, Franco Maloberti, “Behavioral Modeling of Switched-Capacitor Sigma-Delta Modulator” IEEE Transactions on Circuits and Systems-II: Analog and Digital Signal Processing, vol. 50, no3, mar 2003, pp352-364. [28] A. Petraglia and S. K. Mitra, “Analysis of mismatch effects among A/D converters in a time-interleaved waveform digitizer,” IEEE Trans.Instrum. Meas., vol. 40, pp. 831–835, Oct. 1991. [29] Y.-C. Jenq, “Digital spectra of nonuniformly sampled signals: Fundamentals and high-speed waveform digitizers,” IEEE Trans. Instrum. Meas., vol. 37, pp. 245–251, June 1988. [30] M. Yotsuyanagi, T. Etoh, and K. Hirata, “A 10-b 50-MHz pipelined CMOS A/D converter with S/H,” IEEE J. Solid-State Circuits, vol. 28, pp. 292–300, Mar. 1993. [31] C. S. G. Conroy, D. W. Cline, and P. R. Gray, “An 8-b 85-MS/s parallel pipeline A/D converter in 1-_m CMOS,” IEEE J. Solid-State Circuits, vol. 28, pp. 447–454, Apr. 1993. [32] R. Khoini-Poorfard, L. B. Lim, and D. A. Johns, “Time-interleaved oversampling A/D converters: Theory and practice,” IEEE Trans. Circuits Syst. II, vol. 44, pp. 634–645, Aug. 1997. [33] K. C. Dyer, D. Fu, S. H. Lewis, and P. J. Hurst, “Analog background calibration of a 10-b 40 MS/s parallel pipelined ADC,” in Proc. IEEE Int. Solid-State Circuits Conf., Feb. 1998, pp. 142–143. [34] D. Fu, K. C. Dyer, S. H. Lewis, and P. J. Hurst, “A digital background calibration technique for time-interleaved analog-to-digital converters,” IEEE J. Solid-State Circuits, vol. 33, pp. 1904–1911, Dec. 1998. [35] Piero Malcovati, Fabrizio Francesconi, Franco Maloberti,”Gain and Offset Mismatch Calibration in Time-Interleaved Multipath A/D Sigma-Delta Modulators” IEEE Transactions on Circuits and Systems-II: Analog and Digital Signal Processing, vol. 51, no12, dec 2004, pp2365-373. [36] D. A. Johns and K. Martin, Analog Integrated Circuit Design, Wiley, 1997. [37] Harri Lampinen and Olli Vainio,” An Optimization Approach to Designing OTAs for Low-VoltageSigma–Delta Modulators,” IEEE Transactions on Instrumentation and Mesurement, Vol.50, pp.1665-1671, Dec. 2001. [38] H.H. Lai, S.C. Huang, “The Design of A Two Path Fourth-Order Bandpass Delta Sigma Modulator,” M.S. thesis, Department of Electrical Engineering Tatung University ,Jun 2003. [39] G. M. Yin, F. Op’t Eynde and W. Sansen,”A High Speed CMOS Comparator with 8-b Resolution,” IEEE J. Solid-State Circuits, Vol. 27, pp.208-211, Feb. 1992. [40] F. Medeiro, B. Péréz-Verdú, and A. Rodríguez-Vázquez, Top-Down Design of High-Performance Sigma-Delta Modulators. Boston, MA: Kluwer, 1998. [41] L. Louis, John Abcarius, “An Eighth-Order Bandpass Sigma Delta Modulator for A/D Conversion in Digital Radio;” IEEE J. Solid-StateCircuits, vol.34, no.4, apr 1999, pp423-431. [42] Shen-Iuan Liu, Chien-Hung Kuo, Ruey-Yuan Tasi, and Jingshown Wu, “A Double-Sampling Pseudo-Two-Path Bandpass ΔΣ-Modulators,” in IEEE J. Solid-State Circuits, vol. 35, pp.276-280, Feb 2000. [43] Paolo Cusinato, Davide Tonietto, “A 3.3V CMOS 10.7 MHz Sixth-Order Bandpass Sigma Delta Modulator with 74 dB Dynamic Range,” IEEE J. Solid-StateCircuits, vol. 36 no.4 Apr 2001, pp629-638 [44] T. Salo, S. Lindfors, and K. Halonen, “ 80-MHz bandpassΣΔmodulators for Multimode Digital IF Receivers,” IEEE J. Solid-State Circuits, vol. 38, pp. 464–474, March 2003. [45] V.Colonna, G. Gandolfi,F. Stefani, “A 10.7 MHz Self-Calibrated Switched -Capacitor- Based Multibit Second-Order Bnadpass Sigma Delta Modulator With On-Chip Switched Buffer,” IEEE J. Solid-State Circuits, vol. 39, pp. 1341–1346, Aug 2004.
|