(34.239.150.57) 您好!臺灣時間:2021/04/18 23:04
字體大小: 字級放大   字級縮小   預設字形  
回查詢結果

詳目顯示:::

我願授權國圖
: 
twitterline
研究生:陳建文
研究生(外文):Jian-Wen Chen
論文名稱:H.264中全文自適應二進制算術編碼的硬體設計
論文名稱(外文):A Hardware Context-Based Adaptive Binary Arithmetic Decoder for H.264 Advanced Video Coding
指導教授:林永隆林永隆引用關係
指導教授(外文):Youn-Long Lin
學位類別:碩士
校院名稱:國立清華大學
系所名稱:資訊工程學系
學門:工程學門
學類:電資工程學類
論文種類:學術論文
論文出版年:2005
畢業學年度:93
語文別:英文
論文頁數:34
中文關鍵詞:全文自適應二進制算術編碼
外文關鍵詞:CABAC
相關次數:
  • 被引用被引用:0
  • 點閱點閱:178
  • 評分評分:系統版面圖檔系統版面圖檔系統版面圖檔系統版面圖檔系統版面圖檔
  • 下載下載:24
  • 收藏至我的研究室書目清單書目收藏:0
我們在此論文中提出在H.264/AVC中全文自適應二進制算術編碼的硬體架構設計,我們還提出了一個有效率的記憶體編排架構,方便我們的設計和其他部分如移動補償(motion compensation),反離散餘弦函數轉換(IDCT)做整合,對於讀取鄰近的資料方面,我們提出了一個管線架構來減少時脈數,我們所發展高效能的有限狀態機(finite state machine),使我的設計只需用二到三個時脈數就能解出一個位元,我們的設計也在(FPGA)上做過驗證,從實驗的結果可以發現,我們的設計可及時解壓縮 1280 x 720 的影像規格
We propose a hardware accelerator for Context-based Adaptive Binary Arithmetic decoding (CABAC) in H.264/AVC. We also propose an efficient memory system for easy integration with other components such as motion compensation and IDCT. For getting neighboring data, we propose a pipelined architecture to reduce clock cycles. We develop an efficient finite state machine so that our design can generate one bit every 2 to 3 clock cycles. Our design is verified in FPGA prototyping by using an ARM integrator. Experimental result shows that our design is capable of decoding main profile 720P (1280 x 720) video stream at 30 fps.
Abstract
Contents
List of Figures
List of Tables
Chapter 1
Introduction
Chapter 2
CABAC Algorithm
2.1 Binary adaptive arithmetic coding
2.1.1 Binary adaptive arithmetic encoding
2.1.2 Binary adaptive arithmetic decoding
2.2 CABAC decoding flow
2.3 Syntax element decoding flow
2.4 Context modeling
2.5 The decoding process
2.6 Anti-binarization
2.6.1 The unary code method
2.6.2 The truncated unary code method
2.6.3 The fixed-length code method
2.6.4 The kth order Exp-Golomb code method
2.6.5 The table mapping code method
Chapter 3
Proposed Architecture
3.1 CABAC Decoder Architecture
3.2 Memory architecture
3.3 Implementation of get_neighbor module
3.4 Implementation of three decoding processes
Chapter 4
Experiment result
Chapter 5
Conclusion
Bibliography
[1] T. Wiegand, G. J. Sullivan, G. Bjontegaard, and A.Luthra, “Overview of the H.264/AVC video coding standard”, IEEE Transactions on Circuits and Systems for Video Technology, pp. 560-576, July 2003.
[2] Marpe, D.; Schwarz, H.; Wiegand, T. “Context-based adaptive binary arithmetic coding in the H.264/AVC video compression standard”, IEEE Transactions on Circuits and Systems for Video Technology, pp: 620-636 July 2003.
[3] Draft ITU-T Recommendation and Final Draft International Standard of Joint Video Specification (ITU-T Rec. H.264|ISO/IEC 14496-10 AVC)
[4] JVT H.264/AVC Reference Software JM 7.3
[5] Osorio, R.R.; Bruguera, J.D “Arithmetic coding architecture for H.264/AVC CABAC compression system” ,Euromicro Symposium on Digital System Design, Page(s):62 – 69, 31 Aug.-3 Sept. 2004
[6] Mrak, M.; Marpe, D.; Wiegand, T. “A context modeling algorithm and its application in video compression”, IEEE 2003 International Conference on Image Processing Page(s):III - 845-8 ,Sept 2003
[7] Ha, V.H.S.; Woo-Sung Shim; Jung-Woo Kim “Real-time MPEG-4 AVC/H.264 CABAC entropy coder”, IEEE 2005 International Conference on Consumer Electronics Page(s):255 - 256
QRCODE
 
 
 
 
 
                                                                                                                                                                                                                                                                                                                                                                                                               
第一頁 上一頁 下一頁 最後一頁 top
無相關論文
 
系統版面圖檔 系統版面圖檔