|
[1] N. Majikian and T. S. Abdelrahman, “Drowsy instruction caches:leakage power reduction using dynamic voltage scaling and cache sub-bank prediction,” in Proc. 35th Ann. Int’l Symp. Microarchitecture (MICRO-35), IEEE CS Press, 2002, pp. pp.219–230. [2] S. Kaxiras, Z. Hu, and M. Martonosi, “Cache decay: Exploiting generational behavior to reduce cache leakage power,” in Proceedings of the 28th Annual International Symposium on Computer Architecture, 2001. [3] K. Flautner, N.S. Kim, S. Martin, D. Blaauw, and T. Mudge, “Drowsy caches: Simple techniques for reducing leakage power,” in International Symposium on Computer Architecture, 2002. [4] S.H. Yang, M.D. Powell, B. Falsafi, K. Roy, and T.N.Vijaykumar, “Gated-vdd: A circuit technique to reduce leakage in deep-submicron cache memories,” in In Proceedings of the 2000 International Symposium on Low Power Electronics and Design, 2000. [5] D. Parikh, Y. Zhang, K. Sankaranarayanan, K. Skadron, and M. Stan, “Comparison of state-preserving vs. non-state-preserving leakage control in caches,” in In Proceedings of the Second Annual Workshop on Duplicating, Deconstructing, and Debunking in conjunction with ISCA-30, 2003. [6] D. Brooks, V. Tiwari, and M. Martonosi., “Wattch: A framework for architectural-level power analysis and optimizations,” in In Proceedings of the 27th International Symposium on Computer Architecture (ISCA), 2000. [7] C. Lee, M. Potkonjak, and W. H. Mangione-Smith, “Media-bench: A tool for evaluating and synthesizing multimedia and communications systems,” in In Proceedings of the 30th Annual International Symposium on MicroArchitecure, 1997. [8] M. R. Guthaus, J. S. Ringenberg, D. Ernst, T. M. Austin, T. Mudge, and R. B. Brown,“Mibench: A free, commercially representative embedded benchmark suite,” in IEEE 4th Annual Workshop on Workload Characterization, 2001. [9] J.C.Mogul and A.Borg, “The effect of context switches on cache performance,” in Proceedings of the 4th international conference on architectural support for programming languages and operating systems, 1991. [10] S. Velusamy, K. Sankaranarayanan, D. Parikh, T. Abdelzaher, and K. Skadron, “Adaptive cache decay using formal feedback control,” in Proc. of the 2002 Workshop on Memory Performance Issues, May 2002. [11] J. S. Hu, A. Nadgir, N. Vijaykrishnan, M. J. Irwin, and M. Kandemir, “Exploiting program hotspots and code sequentiality for instruction cache leakage manage- ment,” in Proc. of the International Symposium on Low Power Electronics and Design(ISLPED’03), August 2003. [12] B. Allu and W. Zhang., “Static next sub-bank prediction for drowsy instruction cache,”in International conference on cumpilers, architecture, and synthesis for embedded systems(CASES’04), September 2004. [13] L. Li, I. Kadayif, Y-F Tsai, N. Vijaykrishnan, M. Kandemir, M. J. Irwin, and A. Siva subramaniam, “Leakage energy management in cache hierarchies,” in Proceeding of Eleventh International Conference on Parallel Architectures and Compilation Techniques, 2002. [14] W. Zhang, M. Karakoy, M. Kandemir, and G. Chen, “A compiler approach for reducing data cache energy,” in Proceedings of the 17th annual international conference on Supercomputing, 2003. [15] W. Zhang, J. S. Hu, V. Degalahal, M. Kandemir, N. Vijaykrishnan, and M. J. Irwin,“Compiler-directed instruction cache leakage optimization,” in 35th Annual International Symposium on Microarchitecture (MICRO-35), November 2002.
|