|
[1]Shu Lin, Daniel J. Costello,Jr., Error Control Coding, second ED, Prentice Hall. [2]Robert H. Morelos-Zaragoza., The art of error correcting coding, Wiley, 2002. [3]Jyh-Huei Guo and Chin-Liang Wang, “systolic array implementation of Euclid’s algorithm for inversion and division in GF(2^m),” IEEE, 1996. [4]Yanni Chen , Keshab K. Parhi., “Small Area efficient parallel decoder architecture for long BCH codes,” IEEE Transaction on VLSI systems, vol. 12, No. 5, MAY, 2004. [5]Arash Reyhani-Masoleh, M. Anwar Hasan, “Low Complexity Bit Parallel Architecture for Polynomial Basis Multiplication over ,” IEEE Transaction on Computers, vol.53, No. 8, AUGUST 2004. [6]E.D. Mastrovito, “VLSI Designs for Multiplication over Finite Fields ,” Proc. Sixth Symp. Applied Algebra, Algebraic Algorithm, and Error Correcting Codes (AAECC-6), pp. 297-309, July1988. [7]E.D. Mastrovito, “VLSI Architectures for Computation in Galois Fields” Ph D thesis, Linkoping Univ. Linkoping, Sweden, 1991. [8]L. Song, M.-L. Yu, and M. S. Shaffer, “10- and 40-Gb/s forward error correction devices for optical communications” IEEE J. Solid-State Circuits, vol. 37, pp. 351-354. [9]H. C. Chang, C. C. Lin, and C. Y. Lee, “A low power Reed-Solomon decoder for STM-16 optical communications “ in IEEE proc. Asia-Pacific Conf. ASIC, 2002, pp. 351-354. [10]M. Potkonjak, M. B. Srivastava, and A. P. Chandrakasan, “Multiple constant multiplications: Efficient and versatile framework and algorithms for exploring common sub-expression elimination” IEEE Trans. Computer-Aided Design, vol. 15, pp. 151-165, Feb. 996. [11]Hanho Lee, Meng-Lin Yu, Leilei Song “VLSI Design of Reed-Solomon Decoder Architectures” ISCAS 2000-IEEE International Symposium on Circuits and Systems, May 28-31, 2000. [12]H. M. Shao, T. K. Truong, L. J. Deutsch, J. H. Yuen and I. S. Reed, “A VLSI Design of a Pipeline Reed-Solomon Decoder” IEEE Trans. on Computers, Vol. C-34, No. 5, pp. 393-403, May 1985. [13]R.P. Brent and H.T. Kung, “Systolic VLSI arrays for polynomial GCD computations,” Dep. Comput. Sci., Carnegie-Mellon Univ., Pittsburgh, PA, Rep., 1982. [14]Howard M. Shao, T. K. Truong, Leslie J. Deutsch, Joseph H. Yuen and Irving S. Reed, “A VLSI design of a pipeline Reed-Solomon decoder” IEEE Transactions on computers, vol. c-34, No.5, May 1985. [15]Stephen B. Wicker, “Error control systems for digital communication and storage,” Prentice hall international, Inc. [16]D. Rossi, C. Metra, B. Ricco,“Fast and compact error correcting scheme for reliable multilevel Flash memories”, IEEE International Workshop on Memory Technology, Design and Testing, MTDT 2002, Italy. [17]R. Blahut, “Theory and Practice of Error Control Codes,” Addison-Wesley Co., 1983.
|