|
參考文獻
[1]I.Young.,JGreason,and K.Wong,”A PLL clock generatorwith 5 to 110MHz of lock range for microprocessors,” IEEE JSSC,Vol 27,pp.1599-1607,Nov1992.
[2]V.Kaenel,D. Aebischer, C.Piguet, and E.Dijkstra, “A 320MHz,1.5mW@1.35V CMOS PLL for microprocessor clock generation”,IEEE JSSC, Vol.31,pp.1715-1722,Nov. 1996.
[3]W.H.Chen, J.Lau and A.Buchwald, “A 622-MHz Interpolating Ring VCO with Temperature Compensation and jitter Analysis”,IEEE ISCAS,Vol.1,pp.25-28,1997.
[4]H.Djahanshahi and C.A.T.Salama, “Differential CMOS Circuit for 622MHz/933-MHz Clock and Data Recovery Applications”,IEEE JSSC,Vol.35,No.6,June 2000.
[5]W.Rhee,”Design of low-jitter 1GHz phase-locked loops for digital clock generation,”in Proc. IEEE Int.Symp.Circuits and Systems,pp.520-523,1999.
[6]Chen,O.T.-C.; Sheen, R.R.-B.;”A power-efficient wide-range phase-locked loop” IEEE Journal of Solid-State Circuits,, vol.37 , Issue: 1,pp.51-62 Jan. 2002.
[7]Roger Yubtzuan Chen, Ming-Yu Hsieh, and Peng-Min Peng, "A CMOS wide-range power-efficient Phase-Locked Loop with a differential range-programmable VCO," Proceedings of the 15th VLSI Design/CAD Symposium, p2-24, August 2004.
[8]C.-H. Park and B. Kim , “A low-noise 900MHz VCO in 0.6�慆 CMOS,” IEEE J. Solid-State Circuits, vol. 34, no. 5, pp.586~591, May 1999.
[9]Herzel, F.; Razavi, B. “A study of oscillator jitter due to supply and substrate noise” Circuits and Systems II: Analog and Digital Signal Processing, IEEE Transaction on vol.46, Issue: 1 ,pp.56-62 Jan. 1999.
[10]B. Razavi, ed., Monolithic phase-locked loops and clock recovery circuits-theory and design, New York: IEEE Press, 1996.
[11]H. Kondoh, H. Notani, H. Yamanaka, K. Higashitani, H. Saito, I. Hayashi, Y. Matsuda, K. Oshima, and M. Nakaya, “A shared multibuffer architecture for high-speed ATM switch LSIs,” IEICE Trans. Electron., E76-C, 7, pp.1094~1101, July 1993.
[12]R.Y.Chen, C. H. Tu, and J. Wu, “A CMOS Phase/Frequency Detector with a high-speed low-power D-type Master-Slave Flip-Flop,” in Proc. 45th IEEE International Midwest Symposium on Circuits and Systems, U.S.A., August 2002, pp. III-389~III-392.
[13]B. Razavi, “A study of phase noise in CMOS oscillators, “ IEEE J. Solid-State Circuits, 31, pp. 331~343, March 1996.
[14]S.-J. Lee, B. Kim, and K. Lee, “A novel high-speed ring oscillator for multiphase clock generation using negative skewed delay scheme,” IEEE J. Solid-State Circuits, 32, 2, pp. 289~291. Feb. 1997.
[15]H. Notani, H. Kondoh, and Y. Matsuda, “A 622-MHz CMOS Phase-Locked Loop with a pre-charge type phase frequency detector,” 1994 IEEE Symposium on VLSI circuits, Digest of Technical Papers, pp. 129~130, June 1994.
[16]H. O. Johansson, “A simple precharged CMOS phase frequency detector,” IEEE J. Solid-State Circuits, 33, 2, pp.295~299, Feb. 1998.
[17]M. Fujishima, K. Asada, Y. Omura, and K. Izumi, “Low- power 1/2 frequency dividers using 0.1 CMOS circuits built with ultrathin SIMOX substrates,” IEEE J. Solid-State Circuits, 28, 4, pp. 510~512, April 1993.
[18]B. Bahreyni, I. M. Filanosky, and C. Shafai, “A novel design for deadzone-less fast charge pump with low harmonic content at the output,” in Proc. 45th IEEE International Midwest Symposium on Circuits and Systems, Oklahoma, U.S.A., Aug. 2002, pp. III-397~III-400.
[19]C.Hyeon,J.Cornish,K.McClellan,J.Choma,Jr,”Design of Low Jitter PLL for Clock Generator with Supply Noise Insensitive VCO”,IEEE international Symposium on Circuit and System 1998 vcl.1,pp.233-236.
[20]S.Kim et al.,”A 960-Mb/s/pin Interface for Skew-Tolerant Bus Using Low Jitter PLL,” IEEE Journal of Solid-State Circuits.Vol.32,no5,pp.691-699,May 1997.
[21]Behzad Razavi ”Design of Analog CMOS Integrated Circuits” International Edition 2001,McGraw 2001.
[22]Behzad Razavi “Design of Integrated Circuits for Optical Communications” Boston, McGraw, 2003.
[23]Mozhgan Mansuri and Chin-Kong Ken Yang”Jitter Optimization Based on Phase-Locked Loop Design Parameters”IEEEJ.Solid-State Circuit , vol37 ,pp .1375-1382, NOV. 2002.
[24]Woogeun Rhee, “A low power, wide linear-range CMOS voltage-controlled oscillator”, Circuits and Systems, 1998. ISCAS ''98. Proceedings of the 1998 IEEE International Symposium on, vol. 2, pp. 85-88, 31 May-3 June, 1998.
[25]Chih-Ming Hung; O, K.K., “A fully integrated 1.5-V 5.5-GHz CMOS phase-locked loop” Solid-State Circuits, IEEE Journal of , Volume: 37 Issue: 4 , April ,2002,pp. 521 -525.
|