|
[1] B. Razavi, Design of Analog Integrated Circuits, McGraw-Hill: Boston, 2001. [2] D. A. Johns and K. W. Martin, Analog Integrated Circuit Design, John Wiley & Sons: New York, 1997. [3] Phillip E. Allen and Douglas R. Holberg, CMOS Analog Circuit Design, Oxford University Press: New York, 2002. [4] B.J. Hosticka, “Improvement of the Gain of CMOS Amplifiers, “IEEE J. of Solid-State Circuits, vol. 14, pp. 1111-1114, Dec. 1979. [5] L.L.G. Vermaas, C.R.T.de Mori, R.L.Moreno,A. Pereira and Edgar Charry R. “A Bandgap Voltage Reference Reference Using Digital CMOS Process,”IEEE International Conference on Electronics, Circuits and Systems, Vol. 2 pp.303-306,1998. [6] D. Hilbiber,”A New Semiconductor Voltage Standard,”ISSCC Dig. Of Tech. Papers,pp. 32-33,Feb. 1964. [7] Filanovsky, I.M. Allam, A.;” Mutual Compensation of mobility and Threshold Voltage Temperature Effect with Applications in CMOS circuits ”, Circuits and Systems I: Fundamental Theory and Applications, IEEE Transactions on [see also Circuits and Systems I: Regular Papers, IEEE Transactions on], Volume 48, Issue 7, July 2001 Page(s):876 – 884 [8] P. P. Vervoort and R. F. Wassenarr, “A CMOS rail-to-rail linear V-I converter,” in Proc. 1995 IEEE International Symposium on Circuits and Systems, pp. 825-828, April 1995. [9] S. R. Zarabadi, M. Ismail, and C. Hung, “High performance analog VLSI computational circuits,” IEEE Journal of Solid-State Circuits, vol. 33, no. 4, pp.644-649, April 1998. [10] B. Fotouhi, “All-MOS voltage-to-current converter,” IEEE Journal of Solid-State Circuits, vol. 36, no. 1, pp.147-151, January 2001. [11] C. C. Hung, M. Ismail, K. Halonen, and V. Porra, “A low-voltage rail-to-rail CMOS V-I converter,” IEEE Transactions on Circuits and Systems-II, vol. 46, no.6, pp.816-820, June 1999. [12] B. Palau, F.V. Santos, J. M. Karam, B. Courtois, and H. Musak, “New ISFET sensor interface circuits for biomedical applications,” Sensors and Actuators, B, 57, PP. 63-68, 1999. [13] R. Gregorian and G. C. Temes, Analog MOS Integrated Circuits for Signal Processing, New York: Wiley, 1986. [14] B. J. Sheu, D. L. Scharfetter, P. Ko, and M. Jeng, “BSIM: Berkerly short-channel IGFET model for MOS transistors,” IEEE Journal of Solid-State Circuits, vol. 22, no. 4, pp. 558-566, August 1987. [15] Filanovsky, I.M. Allam, A.;” Mutual Compensation of mobility and Threshold Voltage Temperature Effect with Applications in CMOS circuits ”, Circuits and Systems I: Fundamental Theory and Applications, IEEE Transactions on [see also Circuits and Systems I: Regular Papers, IEEE Transactions on], Volume 48, Issue 7, July 2001 Page(s):876 – 884 [16] Buck, A.E.; McDonald, C.L.; Lewis, S.H.; Viswanathan, T.R.;” A CMOS bandgap reference without resistors ”, Solid-State Circuits, IEEE Journal of , Volume: 37 , Issue: 1 , Jan. 2002, Pages:81 – 83 [17] Dillard, W.C.;” A high-voltage temperature compensated logarithmic amplifier suitable for integration in a BiCMOS power controller IC”,Applied Power Electronics Conference and Exposition, 2004. APEC ''04. Nineteenth Annual IEEE , Volume: 1 , 22-26 Feb. 2004 ,Pages:258 - 263 Vol.1 [18] Lee, C.-H.; Park, H.-J.;” All-CMOS temperature independent current reference”, Electronics Letters , Volume: 32 , Issue: 14 , 4 July 1996,Pages:1280 - 1281. [19] Bendali, A.; Savaria, Y.;” Low-voltage bandgap reference with temperature compensation based on a threshold voltage technique”, Circuits and Systems, 2002. ISCAS 2002. IEEE International Symposium on , Volume: 3 , 26-29 May 2002, Pages:III-201 - III-204 vol.3 [20] Min, D.-S.; Cho, S.; Jun, D.S.; Lee, D.-J.; Seok, Y.; Chin, D.;” Temperature-compensation circuit techniques for high-density CMOS DRAMs”, Solid-State Circuits, IEEE Journal of , Volume: 27 , Issue: 4 , April 1992 ,Pages:626 – 631 [21] Wu, Y.; Chunlei Shi; Ismail, M.; Olsson, H.;” Temperature compensation design for a 2.4 GHz CMOS low noise amplifier”, Circuits and Systems, 2000. Proceedings. ISCAS 2000 Geneva. The 2000 IEEE International Symposium on , Volume: 1 , 28-31 May 2000,Pages:323 - 326 vol.1 [22] Aldea, C.; Sabadell, J.; Celma, S.; Martinez, P.A.;” Optimized design for the high-swing cascode mirror”, Circuits and Systems, 1998. Proceedings. 1998 Midwest Symposium on 9-12 Aug. 1998 Page(s):233 – 236 [23] Coelho Vincence, V.; Galup-Montoro, C.; Cherem Schneider, M.;” A high-swing MOS cascode bias circuit”, Circuits and Systems II: Analog and Digital Signal Processing, IEEE Transactions on [see also Circuits and Systems II: Express Briefs, IEEE Transactions on], Volume 47, Issue 11, Nov 2000 Page(s):1325 – 1328 [24] Vincence, V.C.; Montoro, C.G.; Schneider, M.C.;” A high-swing MOS cascode bias circuit for operation at any current level”, Circuits and Systems, 2000. Proceedings. ISCAS 2000 Geneva. The 2000 IEEE International Symposium on Volume 5, 28-31 May 2000 Page(s):489 - 492 vol.5
|