|
[1] Generation Partnership Project, ”FDD: Physical Channel and mapping of transport channels onto Physical Channel,” 3GPP Technical Specification, TS 25.211, V3.3.0, Jun.,2000. [2] Generation Partnership Project, ”Physical layer – General description,” 3GPP Technical Specification, TS 25.201, V4.0.0, Mar.,2001. [3] Generation Partnership Project, ”FDD: Spreading and modulation,” 3GPP Technical Specification, TS 25.213, V3.3.0, Jun.,2000. [4] Generation Partnership Project, ”FDD: Physical layer procedures,” 3GPP Technical Specification, TS 25.214, V3.3.0, Jun.,2000. [5] Yi-Pin Eric and Tony Ottosson, ”Cell Search Algorithms and Optimization in W-CDMA,” in Proc. IEEE Veh. Technol. Conf. VTC2000. [6] Yi-Pin Eric and Tony Ottosson, ”Cell Search in W-CDMA,” IEEE J.Select. Areas Commun., vol. 18, no. 8, pp.1470-1482, Aug. 2000. [7] Generation Partnership Project 2, ” Physical Layer Standard for cdma2000 Spread Spectrum Systems,” 3GPP2 Technical Specification,C.S0002-D,v1.0, Feb.,2004. [8] Y.S. Rao and Anil Kripalani, ” cdma2000 mobile radio access for IMT 2000,” International Conference on Personal Wireless Communication, pp. 6 - 15, Feb. 1999. [9] Jhong Sam Lee, Leonard E.Miller,” CDMA System Engineering Handbook ”, Boston.London : Artech House,1998. [10] IEEE Std 802.11-1997, “Wireless LAN Medium Access Control (MAC) and Physical Layer (PHY) specifications,” Page(s):i-455,1997. [11] IEEE Std 802.11b-1999, “Wireless LAN Medium Access Control (MAC) and Physical Layer (PHY) specifications,” Page(s):i-90,2000. [12] IEEE Std 802.11g-2003, “Wireless LAN Medium Access Control (MAC) and Physical Layer (PHY) specifications,” Page(s):i-67,2003. [13] Texas Instrument, “TMS320VC5402 Data Sheet,” Aug. 2000. [14] Texas Instrument, “TMS320C6202 Data Sheet,” Mar. 2004. [15] Analog Device,”TigerSHARC Embedded Processor ADSP-TS201S Preliminary Technical Data,” Jun. 2003. [16] BittWare.”B2-AMC News” Jun. 2004. [17] Junghwan Choi, Jinhwan Jeon, Kiyoung Choi,” Power minimization of functional units by partially guarded computation,” in Proc. ISLPED '00, pp. 26-27, July 2000. [18] H. Shimada, H. Ando, T. Shimada,” Pipeline stage unification: a low-energy consumption technique for future mobile processors,” in Proc. ISLPED '03, Aug. 2003,pp. 326 – 329. [19] V. Tiwari, S. Malik, P Ashar, “Guarded evaluation: pushing power management to logic synthesis/design,” IEEE Trans. Computer-Aided Design of Integrated Circuits and Systems, vol. 17, Issue: 10, pp. 1051 – 1060, Oct. 1998. [20] A.P. Chandrkasan, R. W. Brodersen, ”Minimizing power consumption in digital CMOS circuits,” Proc. Of the IEEE, vol: 83, No. 4, pp. 495-523, April 1995. [21] Junghwan Choi; Jinhwan Jeon; Kiyoung Choi; “Power minimization of functional units by partially guarded computation” Low Power Electronics and Design, 2000. ISLPED '00. Proceedings of the 2000 International Symposium on 2000 Page (s):131 - 136
|