[1] 陳英亮編譯,“數位式PLL頻率合成器,”超級科技圖書,1985.
[2] 袁杰編著,“通信系統-類比與數位,”全華科技圖書,2003.
[3] 林孟學,“高效能管線化之直接數位頻率合成器設計,”國立交通大學電子工程學系碩士論文,2002.[4] R. E. Best,“Phase-Locked Loops: theory, design and applications,”5th ed, New York: McGraw-Hill, 2003.
[5] 何中庸編譯,“數位信號處理與鎖相電路,”全華科技圖書,2001.
[6] J. Tierney, C.M. Rader, and B. Gold, “A Frequency Synthesizer,”, IEEE Trans. Audio Electroacoust.,vol.AU-19,pp.48-57,1971.
[7] C. Charles,“ Digital Radio System on a Chip,” Kluwer Academic, 2001.
[8] C. C. Wang, Y. L. Tseng, H. C. She, C. C. Li, and R. Hu, “A 13-Bit Resolution ROM-Less Direct Digital Frequency Synthesizer Based on a Trigonometric Quadruple Angle Formula,” IEEE Transactions on Very Large Scale Integration Systems, vol. 12, no. 9, pp. 895-900, Sept. 2004.
[9] J. M. P. Langlois, A. K. Dhamin, “Hardware optimized direct digital frequency synthesizer architecture with 60 dBc spectral purity,” in Proc. IEEE International Symposium on Circuits and Systems, 2002, vol. 5, May 2002, pp. 361-364.
[10] 林香君,“低功率互補式金氧半直接式數位頻率合成器之分析與設計,”國立中正大學電機工程研究所碩士論文,2003.[11] A. Bellaouar, M. S. O’brecht, A. M. Fahim, and M. I. Elmasry, “Low-Power Direct Digital Frequency Synthesis for Wireless Communications,” IEEE J. Solid-State Circuits, vol.35, pp. 385-390, Mar. 2000.
[12] A. N. Mohieldin, A. A. Emire, E. S. Sinencio, “A 100-MHz 8-mW ROM-Less Quadrature Direct Digital Frequency Synthesizer, ” IEEE J. Solid-State Circuits, vol. 37, no. 10, pp. 1235- 1243, Oct. 2002.
[13] X. Yu, F. F. Dai, Y. Shi, and R. Zhu, “2 GHz 8-Bit CMOS ROM-Less Direct Digital Frequency Synthesizer,” in Proc. IEEE International Symposium on Circuits and Systems, 2005, vol. 5, May. 2005, pp. 4397- 4400.
[14] A. G. M. Strollo, D. De Caro, E. Napoli, and N. Petra, “Direct Digital Frequency Synthesis with Dual-slope Approach,” Proceedings of the 29th European Solid-State Circuits Conference, 2003, Sept. 2003, pp. 397-400.
[15] U. Hai, M. N. Khan, M. S. Imran, and M. Rehan, “Compressed ROM High Speed Direct Digital Frequency Synthesizer Architecture,” in Proc. The 17th International Conference on Microelectronics, 2005, Dec. 2005, pp. 36-39.
[16] 袁杰編著,“高頻通信電路設計-振盪電路相鎖環路及頻率合成,”全華科技圖書,1995.
[17] M. Burns and G. W. Roberts, “An Introduction to Mixed-Signal IC Test and Measurement,” ISBN 0-19-514016-8, 2001.
[18] G. A. Korn and T. M. Korn, “Mathematical Handbook for Scientists and Engineers, “2nd Ed. New York, McGraw-Hill, pp. 132-134, 1961.
[19] K. I. Palomaki and J. Niittylahti, “Methods to Improve the Performance of Quadrature Phase-to-Amplitude Conversion Based on Taylor Series Approximation,”in Proc. IEEE Symp. on Circuit and Systems, vol. 1, 8-11 Aug. 2000, pp. 14-17.
[20] B. Parhami, “Computer Arithmetic, Algorithms and Hardware Designs,” New York, Oxford University Press, pp. 201-203, 2000.
[21] K. I. Palomaki and J. Niittylahti, “Direct Digital Frequency Synthesizer Architecture Based on Chebyshev Approximation,” in Proc. IEEE 34th Asilomar Conf. on Signal, Systems and Computers, vol. 2, 2000 , pp. 1639-1643.
[22] C. H. Wen, H. Y. Hsu, H. Y. Ko, and A. Y. Wu, “Least Squares Approximation-Based ROM-Free Direct Digital Frequency Synthesizer,” in Proc. IEEE Int. Symp. Circuits and Systems, May 2004, pp. 701-704
[23] H. Y. Ko, Y. C. Wang, and A. Y. Wu, “Digital Signal Processing Engine Design for Polar Transmitter in Wireless Communication Systems,” in Proc. IEEE Int. Symp. Circuits and Systems, May 2005, pp. 1032-1035
[24] J. N. Lygouras, “Memory Reduction in Look-Up Tables for Fast Symmetric Function Generators,” IEEE Trans. on Instrumentation and Measurement, vol. 48, pp. 1254-1258, Dec. 1999.
[25] 林真真,鄒幼涵編著,“迴歸分析,”華泰書局,1990.
[26] 陳耀茂編著,“迴歸分析導論,”全華科技圖書,1994.
[27] 吳宗正編著,“迴歸分析,”三民書局,1996.
[28] 張智星編著,“MATLAB程式設計與應用,”清蔚科技圖書,2001.
[29] A. V. Oppenheim and R. W. Schafer with J. R. Buck, “Discrete-Time Signal Processing,”2nd Ed. , Prentice Hall, Inc. 1999.
[30] J. M. P. Langlois, A. K. Dhamin, “Novel Approach to the Design of Direct Digital Frequency Synthesizers Based on Linear Interpolation,” IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing, vol. 50, no. 9, pp. 567-578, Sep. 2003.
[31] D. D. Caro, A. G. M. Strollo, “High-Performance Direct Digital Frequency Synthesizers Using Piecewise-Polynomial Approximation,” IEEE Transactions on Circuits and Systems I: Regular Papers, vol. 52, pp. 324-337, Feb. 2005.
[32] H. T. Nicholas, and H. samueli, “An Analysis of the Output Spectrum of Direct Digital Frequency Synthesizer Performance in the Presence of Finite Word Length Effects,” in Proc. 41-st AFCS , 1987, pp. 495-502.
[33] V. F. Kroupa, “Discrete Spurious Signal and Background Noise in Direct Digital Frequency Synthesizers,” in IEEE Proc. IFCS, pp.357-363, 1993.
[34] 黃靖閔編譯,“數位邏輯-使用Verilog設計,”美商麥格羅.希爾,2004.
[35] 簡弘倫編著,“Verilog晶片設計-使用ModelSim,”文魁資訊,2005.
[36] M. M. Mano, “Digital Design,” 3rd Ed., Prentice Hall, Inc. 2002.
[37] C. C. Chen, H. Y. Ko, Y. C. Wang, H. W. Tsao, K. Y. Jheng, and A. Y. Wu, “Polar Transmitter for Wireless Communication System,” in Proc. 2005 Int. Symp. Intelligent Signal Processing and Communication Systems , Dec. 2005, pp. 613-616
[38] A. Ashrafi, Z. Pan, R. Adhami, B. E. Wells, “A Novel ROM-Less Direct Digital Frequency Synthesizer Based on Chebyshev Polynomial Interpolation,” Proceedings of the Thirty-Sixth Southeastern Symposium on pp.393-397, 2004.
[39] H. Jafari, A. Ayatollahi, S. Mirzakuchaki, “A Low Power, High SFDR, ROM-Less Direct Digital Frequency Synthesizer,” in Proc. IEEE Conference on Electron Devices and Solid-State Circuits , Dec. 2005, pp. 829-832.