[1] Kahng, A.B.; Muddu, S.; Sarto, E., “On switch factor based analysis of coupled RC interconnects,” in Proc. Design Automation Conference, June 5-9, 2000 , Pages:79 - 84 .
[2] T. Sakurai and K. Tamaru, “Simple formulas for two and three dimensional capacitance,” IEEE Transactions on Electron Devices, Pages:183-185, 1983.
[3] Ki-Wook Kim; Sung-Mo Kang, “Crosstalk noise minimization in domino logic design,” IEEE Transactions on Computer Aided Design of Integrated Circuits and Systems, Volume: 20 , Issue: 9, Pages:1091 – 1100 , Sept. 2001.
[4] Chou, H, and S Chiu, "Crosstalk Reduction and Tolerance in Deep Sub-Micron Interconnects," Department of Electrical and Computer Engineering, University of Wisconsin, Madison, WI.
[5] Song-Ra Pan; Yao-Wen Chang, “Crosstalk-constrained performance optimization by using wire sizing and perturbation,” in Proc. International Conference on Computer Aided Design , Pages:581 – 584 , 17-20 Sept. 2000.
[6] Saxena, P.; Liu, C.L., “Crosstalk minimization using wire perturbations,” in Proc. Design Automation Conference, Pages:100 – 103, 21-25 June 1999.
[7] K.Chaudhary, A. Onozawa, and E. S. Kuh , “A Spacing Algorithm for performance Enhancement and Crosstalk Reduction,” in Proc. International Conference on Computer-Aided Design, Pages: 697-702, Nov. 1993.
[8] T. Gao and C. L. Liu , “Minimum crosstalk channel routing,” in Proc. International Conference on Computer Aided Design, Pages: 692-696, Nov. 1993.
[9] S.-P. Lin and Y.-W. Chang,“A novel framework for multilevel routing considering routability and performance,”in Proc. International Conference on Computer Aided Design, pp.44-50, Nov. 2002.
[10] J.Cong, M.Xie, and Y.Zhang, “An Enhance Multilevel routing system,” in Proc. International Conference on Computer Aided Design, pages:51-58, Nov 2002
[11] J.Cong, J.Fang, and Y.Zhang, “Multilevel Approach to Fill-chip gridless Routing,”in Proc. International Conference on Computer Aided Design, pages:396-403, Nov 2001.
[12] Lee, “An algorithm for path connection and its application,” IRE Transactions on Electronic Computer, EC-10, 1961
[13] 黃于容, ”最小化串音效應之多階層式繞線方法,” 私立中原大學資工研究所碩士論文, 2003.[14] Alpert, C.J.; Devgan, A.; Quay, S.T., “Buffer insertion for noise and delay optimization,” IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, Volume: 18 , Issue: 11 , Pages:1633 - 1645, Nov. 1999.
[15] Chih-liang Eric Cheng, “Risa: Accurate And Efficient Placement Routability Modeling,” in Proc. International Conference on Computer Aided Design, pages:690 – 695,Nov 1994.
[16] T. Sakurai, “Closed-form Expressions for Interconnection Delay,Coupling, and Crosstalk in VLSI’s”, IEEE Trans. on Electron Devices, pp. 118-124, 1993.
[17] Rahmat, K.; Neves, J.; Lee, J.-F., “Methods for calculating coupling noise in early design: a comparative analysis” in Proc. International Conference on ICCD, Pages:76 – 81, Oct. 1998.