|
Reference [1]X. Tang and D. F. Wang, “FAST-SP: A Fast Algorithm for Block Placement based on Sequence Pair,” Proceedings of Asia and South Pacific Design Automation Conference, pp. 521-526, 2001. [2]F. Y. Young; Chris C. N. Chu, W. S. Luk, Y. C. Wong, “Handling Soft Modules in General Nonslicing Floorplan Using Lagrangian Relaxation,” IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol 20, No.5, pp. 687-692, 2001. [3]S. Nakatake, K. Fujiyoushi, H. Murata, and Y. Kajitani, “Module Placement on BSG-Structure and IC Layout Applications,” Proceedings of International Conference on Computer Aided Design, pp. 484-491, 1996. [4]H. Murata, E. S. Kuh, “Sequence-Pair Based Placement Method for Hard/Soft/Pre-Placed Modules,” Proc. ISPD, pp.167-172, 2000. [5]F. Y. Young; Chris C. N. Chu, W. S. Luk, Y. C. Wong, “Floorplan Area Minimization using Lagrangian Relaxation,” Proceedings of the international Symposium on Physical Design, pp. 174-179, 2000. [6]P. Chen, E. S. Kuh, “Floorplan Sizing by Linear Programming Approximation,” on Proceedings of the 37th Design Automation Conference, pp. 468-471, 2000. [7]H. Murata, K. Fujiyoshi, S. Nakatake, and Y. Kajitani, ”Rectangle-Packing Based Module Placement,” Proceedings of International Conference on Computer Aided Design, pp.472-479, 1995. [8]H. Murata, K. Fujiyoshi, S. Nakatake, and Y. Kajitani, ”VLSI Module Placement Based on Rectangle-Packing by the Sequence-Pair,” IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol 15, No.12, pp. 1518-1524, 1996. [9]Joon-Seo Yim, Seong-Ok Bae, and Chong-Min Kyung, “A floorplan-based planning methodology for power and clock distribution in ASICs [CMOS technology]”, Proceedings of 36th Design Automation Conference, 1999, pp. 766-771. (New Orleans, Louisiana,1999) [10]Alexander Marquardt, Vaughn Betz, and Jonathan Rose, “Timing-Driven Placement for FPGAs”, Proceedings of ACM Symposium on FPGAs, 2000, pp. 203-213. (New York, USA, 2000) [11]Andrew B. Kahng and Q. Wang, "Implementation and Extensibility of an Analytic Placer", IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2005, Vol. 24, No. 5, pp 734-747. [12]Tim Kong, “A Novel Net Weighting Algorithm for Timing-Driven Placement”, International Conference on Computer Aided Design, 2002, pp. 172-176.( San Jose, California, 2002) [13]Jun Cheng Chi, Jei Ming Feng, and Mely Chen Chi, “A New Timing-Driven Standard Cell Placement Algorithm”, Proceedings of International Symposium on VLSI Technology, and Applications, 2003, p184-187. (Hsinchu, Taiwan, 2003) [14]Dennis J.-H. Huang and Andrew B. Kahng. “Partitioning-Based Standard-Cell Global Placement with an Exact Objective” Proceedings of International Symposium on Physical Design, 1997, pp. 18-25. (Napa Valley, California, 1997) [15]ShihLian Ou and M. Pedrarn, “Timing-Driven Placement Based on Partitioning with Dynamic Cut-Net Control”, Proceedings of Design Automation Conference, 2000, pp. 472-476.( Los Angeles, California, 2000) [16]B.M. Riess and G.G. Ettelt, “SPEED: Fast and Efficient Timing-Driven Placement”, IEEE International Symposium on Circuits and Systems, 1995, Vol 1, pp. 377-380. (Seattle, USA, 1995) [17]W. Swartz and C. Sechen, “Timing Driven Placement for Large Standard Cell Circuits”, Proceedings of Design Automation Conference, 1995, pp. 211-215. (San Francisco, California, 1995) [18]ShihLiang Ou and M. Pedram, “Timing-Driven Bipartitioning with Replication Using Iterative Quadratic Programming“, Proceedings of Asia and South Pacific Design Automation Conference, 1999, Vol.1, pp. 105-108. (Hong Kong, 1999) [19]B. Halpin, R. Chen, and N. Sehgal, ”Timing Driven Placement using Physical Net Constraints“, Proceedings of Design Automation Conference, 2001, pp. 780-783. (Las Vegas, Nevada, 2001) [20]H. Hartje, I. Neumann, D. Stoffel, and W. Kunz, ”Cycle Time Optimization by Timing Driven Placement with Simultaneous Netlist Transformations”, The 2001 IEEE International Symposium on Circuits and Systems, 2001, Vol. 5, pp. 359-362. (Sydney, Australia, 2001) [21]Yih-Chih Chou and Youn-Long Lin, “Effective Enforcement of Path-Delay Constraints in Performance-Driven Placement“, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2002, Vol 21, Issue 1, pp. 15-22. [22]G. Bai, S. Bobba, and I.N. Hajj, “Simulation and Optimization of the Power Distribution Network in VLSI Circuits”, International Conference on Computer Aided Design, 2000, pp. 481-486. ( San Jose, California, 2000) [23]W.S. Song and L.A. Glasser, “Power Distribution Techniques for VLSI Circuits”, IEEE Journal of Solid-State Circuits, 1986, Vol 21, Issue 1, pp. 150-156. [24]P. Zarkesh-Ha and J.D. Meindl, ”Optimum on-Chip Power Distribution Networks for Gigascale Integration (GSI)”, Proceedings of the IEEE 2001 International Interconnect Technology Conference, 2001, pp. 125-127. (San Francisco, USA, 2001) [25]T. Mitsuhashi and E.S. Kuh, ”Power and Ground Network Topology Optimization for Cell Based VLSIs”, Proceedings of 29th Design Automation Conference, 1992, pp. 524-529. (Anaheim, California, 1992) [26]Dong-Soo Cho, Kyung-Ho Lee, Gi-Jeong Jang, Taek-Soo Kim, and Jeong-Taek Kong, ”Efficient Modeling Techniques for IR Drop Analysis in ASIC Designs”, Proceedings of Twelfth Annual IEEE International ASIC/SOC Conference, 1999, pp. 64-68. (Washington, DC, USA, 1999) [27]S.H. Huang and C.L. Wang, "An Effective Floorplan-Based Power Distribution Network Design Methodology Under Reliability Constraints", in the Proceedings of IEEE International Symposium on Circuits and Systems, 2002, Volume 1, pp. 353-356. (Phoenix, USA, 2002) [28]X. Wu, C. Qiao, and X. Hong, “Design and Optimization of Power/Ground Network for Cell-Based VLSIs with Macro Cells”, ACM/IEEE Proceedings of 36th Design Automation Conference, 1999, pp.21-24. (New Orleans, Louisiana,1999) [29]Web site of ISPD 2001 Circuit Benchmarks, http://www.cs.nthu.edu.tw/~ylin/ISPD2001NTHUBenchmark/placement.htm [30]Web site of ISCAS Benchmarks, http://www.fm.vslib.cz/~kes/asic/iscas/ [31]Silicon Ensemble version 5.4, Cadence Design Systems, Inc. [32]C. Chen, A. Srivastava, and M. Sarrafzadeh, “On Gate Level Power Optimization using dual-Supply Voltages”, IEEE Transaction on Very Large Scale Integration (VLSI) Systems, vol. 9, pp. 616-629, Oct. 2001. [33]K. Usami and M. Horowitz, “Clustered Voltage Scaling Technique for Low-Power Design”, International Symposium on Low Power Design, April, 1995, pp. 3-8. [34]K. Usami et al., “Low-power Design technique for ASICs by Partially Reducing Supply Voltage”, Ninth Annual Proceedings, IEEE International ASIC Conference, Sep., 1996, pp. 301-304. [35]S. N Kulkarni, A. N Srivastava and D. Sylvester, “A New Algorithm for improved VDD Assignment in Low Power Dual VDD Systems”, Proceedings of International Symposium on Low Power Design, Aug., 2004, pp. 200-205. [36]Y. J. Yeh and S. Y. Kuo, “An Optimization-Based Low-Power Voltage Scaling Technique Using Multiple Supply Voltages”, IEEE International Symposium on Circuits and Systems, May, 2001, pp. 535-538. [37]K. Usami, M.Igarashi, F. Minami, M. Ishikawa, M. Ichida and K. Nogami, “Automated Low-Power Technique Exploiting Multiple Supply Voltages Applied to a Media Processor”, IEEE Journal of Solid-State Circuits, 1998, pp.463-472 [38]M. Igarashi et al., “A Low-power Design Method Using Multiple Supply Voltages”, Proceedings, International Symposium on Low Power Design, Aug., 1997, pp.36-41. [39]D. Kang, M. C. Johnson, and K. Roy, “Multiple-Vdd Scheduling/Allocation for Partitioned Floorplan”, Proceedings of the 21st International Conference on Computer Design, pp. 412-418, 2003. [40]D. Kang, M. C. Johnson, and K. Roy, “Simultaneous Multiple-Vdd Scheduling and Allocation for Partitioned Floorplan”, Proceedings of the 5th International Symposium on Quality Electronic Design, pp. 98-103, 2004. [41]A. Srivastava and D. Sylvester, “Minimizing Total Power by Simultaneously Vdd/Vth Assignment”, Proceedings of Asia and South Pacific Design Automation Conference, pp. 400-403, 2003. [42]W. Hung, Y. Xie, N. Vijaykrishnan, M. Kandemir, M. J. Irwin, and Y. Tsai, “Total Power Optimization through Simultaneously Multiple-Vdd Multiple-Vth Assignment and Device Sizing with Stack Forcing”, Proceedings of the 2004 International Symposium on Low Power Electronics and Design, pp. 144-149, 2004. [43]M. Pedram, "Power Minimization in IC Design:Principles and Appications", ACM Transactions on Design Automation of Electronics Systems, volume 1:1, pp. 3-56, January 1996. [44]C. Svensson and D. Liu, “Low power circuit techniques.” In Low Power Design Methodologies, J. Rabaey and M, Pedram (Editors). Kluwer Academic Publishers, pages 38-64, 1996. [45]J. Lai, M.-S. Lin, T.-C. Wang, and L.-C. Wang, “Module Placement with Boundary Constraints Using the Sequence-Pair Representation,” Proceedings of Asia and South Pacific Design Automation Conference, Yokohama, Japan, January 2001, pp. 515-520. [46]T. Sakurai, A. R. Newton, "Alpha-power law MOSFET model and its applications to CMOS inverter and other formulas," IEEE Journal of Solid-State Circuits, vol. 25, pp. 584-594, April 1990.
|