|
參考文獻 1.半導體參數分析儀,二版,惠普科技公司,日本,1995年五月。 2.平面顯示器技術及未來趨勢2003中文版,石岱勳,林景川,朱文國,龍璟文化,民國九十二年。 3.鄭晃忠,紀國鍾,液晶顯示器技術手冊,初版,台灣電子材料與元件協會,台北,民國九十一年。 4.顧鴻壽,光電平面面板顯示器基本概論,初版,高立圖書出版社,台北,民國九十一年。 5.顧鴻壽,光電液晶平面顯示器技術基礎及應用,初版,新文京開發出版社,台北,民國九十一年。 6. Agilent 4156C Precision Semiconductor Parameter Analyzer, Edition 1, Agilent Technologies, Japan, January 2001. 7. Babar Ali Khan and Ranjana Pandya, “Activation Energy of Source-Drain Current in Hydrogenated and Unhydrogenated poly-silicon Thin-Film Transistors”, IEEE Electron Device Letters, Vol. 37, NO. 7, July 1990. 8. Chien Kuo Yang, Tan Fu Lei, Chung Len Lee, “Characteristics of top-gate thin-film transistors fabricated on nitrogen-implanted polysilicon films”, IEEE Electron Device Letters, Vol. 42, NO. 12, December 1995. 9. Ching-Wei Lin, Chang-Ho Tseng, Ting-Kuo, “A novel laser-processed self-aligned gate-overlapped LDD poly-Si TFT”, IEEE Electron Device Letters, vol.23, NO. 3, March 2002. 10. F. V. Farmaskis “Anomalous turn on voltage degradation during hot-carrier stress in polycrystalline silicon thin-film transistors”, IEEE Electron Device Letters, Vol. 22, NO. 2, February 2001. 11. Fumio Ootsuka, “The Evaluation of the Activation Energy of Interface State Generation by Hot-Electron Injection”, IEEE Electron Device Letters, Vol. 38, NO. 6, June 1991. 12. Hande Kaymaz Keskinpala, Julie A. Adams, Kazuhiko Kawamura, “PDA-based Human-Robotic Interface”, IEEE Electron Device Letters, 2003. 13. Hideaki YAMAMOTO , Kenji TANIGUCHI and Chihiro HAMAGUCHI “ High-Sensitivity SOI MOS Photodetector with Self-Amplification “ Jpn. J. Appl. Phys, (1996). 14. Installation and Getting Starred Guide, Version 2.1, Agilent Technologies,1999 15. Jin Jang, “Technology development and production of flat panel display in Korea”, IEEE Electron Device Letters, vol. 90, NO. 4, April 2002. 16.10. Jiyoul Lee, D. K. Hwang, Jeong-M. Choi, Kimoon Lee, Jae Hoon Kim, and Seongil Ima “ Flexible semitransparent pentacene thin-film transistors with polymerdielectric layers and NiOx electrodes ” APPLIED PHYSICS LETTERS 87, 023504 (2005). 17. Joon-Chul Goh, Jin Jang, “A new a-Si:H thin film transistor pixel circuit for active matrix organic light emitting diodes”, IEEE Electron Device Letters, vol. 24, NO 9, September 2003. 18.M.S.KIM,H.T.KIM,S.SCHI,T.E.KIM,S.S.CHI,T.E.KIM,H.T.SHIN,K.W.KANG,H.S.PARK,D.J.KIM,K.SMIN,D.W.KANG and D.M.KIM* “Distribution of Interface States in MOS Systems Extracted by the Subthreshold Current in MOSFETs under Optical Illumination”, Journal of the Korean Physical Society ,2003. 19. Matsunaga* , T.Korenari , K.Hayashi , K.Shiota , H.Tanabe , and K.Sera “Ultra-Thin-Film-Transistors with Reduced Photo-Leakage Currents” *Advanced Device Development Division ,NEC Electronics Corporation.229-1198. 20. M.Tanaka* , T.Okagaki , M.Miura-Mattausch “ Influence of laser intensity on carrier generation in MOSFETs “ Physica B 272 (1999) 554-557. 21. Mark D. “Threshold Voltage, Field Effect Mobility and Gate-to-Channel Capacitance in Poly-silicon TFT”, IEEE Electron Device Letters, Vol. 43, NO. 2, September 1996. 22. R. A. Salmon, “Progress in plasma display panels for HDTV”, IEEE Electron Device Letters, 12-16, September 1996. 23. R. J. Stroh, F. Plais, T. Kretz, “Low temperature poly-silicon thin film transistors”, IEEE Electron Device Letters, 1993. 24. Shigco Itoh, Mitsuru Tanaka, Takeshi Tonegawa, “development of field emission display”, IEEE Electron Device Letters, 299-4395, 2003.
25. Sang-Ho SEO, Sung-Ho LEE, Mi-Young Do, Jang- Kyoo SHIN* and Pyung CHOI “Highly and Variably Sensitive Complementary Metal Oxide Semiconductor Active Pixel Sensor Using P-Channel Metal Oxide Semiconductor Field Effect Transistor-Type Photodetector with Transfer Gate” Japanese Journal of Applied Physics,2006. 26. SHENG-LYANG JANG ,YOUNG-SHYING CHEN and PING-CHEN CHANG “OPTICAL EFFECTS ON THE CURRENT-VOLTAGE CHARACTERISTICS OF LIGHTLY DOPED DRAIN SILICON MOSFETS “ Solid-State Electronics 727-734 ,1993. 27.16. Weiquan Zhang a,* , Mansun Chan a , Ru Huang b , Ping K . KO a “High gain gate/body tied NMOSFET photo-detector on SOI substrate for low power applications”Solid-State Electronics 44(2000) 535-540. 28. Y. Uraoka, T. Hatayama and T. Fuyuki “Reliability evaluation method of low temperature poly-silicon TFTs using dynamic stress” IEEE Electron Device Letters, 2000. 29. Yoo J. S., Kim C. H., Lee M. C., Han M. K., Kim H. J., “Reliability of low temperature poly-si TFT employing counter-doped lateral body terminal”, IEDM, P-217-220, December 2000. 30. Z. Chen and L.C.Burton ,Bradley Department of Electrical Engineering ,Virginia Polytechnic Institute and State University Blacksburg VA 24061 “MODELNG OF THE GRAIN BOUNDARY POTENTIAL FOR POLY-Si “ IEEE 1990.
|