|
1.MIL-STD-883C method 3015.7, "Military Standard Test Methods and Proc. For Microelectronics", Dept. of Defense, Washington, D. C., U.S.A., 1989. 2.ilding-in ESD/EOS reliability for Sub-Halfmicron CMOS Processes," IEEE Transactions on Electron Devices, Vol. 43, No. 6, pp. 991-999, June 1996. 3.Ming-Dou Ker and Tain-Shun Wu, "ESD Protection for Submicron CMOS IC’s—A Tutorial,” CCL Technical Journal, Vol. 42, pp. 10-24, Sept. 1995 4.T. J. Maloney and N. Khurana, "Transmission Line Plising Techniques for Circuit Modeling of ESD Phenomena, " EOS/ESD Symposium Proceedings, EOS-7, pp. 49-54, 1985. 5.C. Duvvury, R. N. Rountree, and O. Adams, "Internal chip ESD phenomena beyond the protection circuit," IEEE Trans. on Electron Devices, vol. 35, pp.2133-2139, Dec., 1988. 6.M. D. Jaffe and P. E. Cottrell, "Electrostatic discharge protection in a 4-Mbit DRAM," EOS/ESD Symp. Proc., 1990, EOS-12, pp.218-223. 7.C. C. Johnson, T. J. Maloney, and S. Qawami, "Two unusual HBM ESD failure mechanisms on a mature CMOS process," EOS/ESD failure mechanisms on a mature CMOS process," EOS/ESD Symp. Proc., 1993, EOS-15, pp.225-231. 8.H. Terletzki, W. Nikutta, and W. Reczek, "Influence of the series resistance of on-chip power supply buses on internal device failure after ESD stress," IEEE Trans. on Electron Devices, vol. 40, pp. 2081-2083, Nov., 1993. 9.C.-N. Wu, M.-D. Ker, et al., "Unexpected ESD damage on internal circuits of sub-μm CMOS technology," Proc. of International Electron Devices and Materials Symposium, 1996, pp.143-146. 10.EOS/ESD Standard for ESD Sensitivity Testing, EOS/ESD Association, NY., 1993. 11.C. Duvvury and C. Diaz., “Dynamic gate coupling of NMOS for efficient output 12.ESD protection,” in Proc. of IRPS, 1992, pp.141-150. 13. M.-D. Ker, C.-Y. Wu, T. Cheng, and H.-H. Chang, “Capacitor-couple ESD 14.protection circuit for deep-submicron low-volage CMOS ASIC,” IEEE Trans. on 15.VLSI Systems, vol. 4, no. 3, pp. 307-321, 1996. 16. M.-D. Ker, T.-Y. Chen, and C.-Y. Wu., “Design of cost-efficient ESD clamp 17.circuits for the power rails of CMOS ASIC’s with substrate-triggering technique,” 18.in Proc. of IEEE Int. ASIC Conf. and Exhibit, 1997, pp. 287-290. 19.M.-D. Ker, T.-Y. Chen, C.-Y. Wu, H. Tang, K.-C. Su, and S.-W. Sun, “Novel 20.input ESD protection circuit with substrate-triggering technique in a 0.25-μm 21.shallow-trench-isolation CMOS technology,” in Proc. of IEEE Int. Symp. on 22.Circuits and Systems, 1998, vol. 2, pp. 212-215. 23.C. Duvvury, S. Ramaswamy, A. Amerasekera, R. Cline, B. Anderson, and V. 24.Gupta., “Substrate pump NMOS for ESD protection applications,” in Proc. of 25.EOS/ESD Symp., 2000, pp. 7-17. 26. M.-D Ker, T.-Y. Chen, and C.-Y. Wu, “ESD protection design in a 0.18-μm 27.silicide CMOS technology by using substrate-triggered technique,” in Proc. of 28.IEEE Int. Symp. on Circuits and Systems, 2001, pp.754-757. 29. M.-D. Ker, C.-Y. Chang, and H.-C. Jiang, “Design of negative charge pump 30.circuit with polysilicon diodes in a 0.25-μm CMOS process,” in Proc. of IEEE 31.AP-ASIC Conf., 2002, pp. 145-148. 32. M.-D Ker, T.-Y. Chen, and C.-Y. Chang, “ESD protection design for CMOS RF 33.integrated circuits,” in Proc. of EOS/ESD Symp., 2001, pp. 346-354.
|