(3.239.33.139) 您好!臺灣時間:2021/03/02 17:04
字體大小: 字級放大   字級縮小   預設字形  
回查詢結果

詳目顯示:::

我願授權國圖
: 
twitterline
研究生:許誠顯
研究生(外文):Cheng-Hsien Hsu
論文名稱:建立於SOC平台上之網路封包引擎的硬體實現
論文名稱(外文):Hardware Implementation of Network Packet Engine on an SOC platform
指導教授:林灶生林灶生引用關係
指導教授(外文):Dr.Jzau-Sheng Lin
學位類別:碩士
校院名稱:國立勤益技術學院
系所名稱:資訊與電能科技研究所
學門:工程學門
學類:電資工程學類
論文種類:學術論文
論文出版年:2005
畢業學年度:94
語文別:中文
論文頁數:64
中文關鍵詞:SOCNetwork Packet EngineFPGA
相關次數:
  • 被引用被引用:0
  • 點閱點閱:164
  • 評分評分:系統版面圖檔系統版面圖檔系統版面圖檔系統版面圖檔系統版面圖檔
  • 下載下載:0
  • 收藏至我的研究室書目清單書目收藏:0
由於網際網路的應用與服務的迅速發展,目前一般以軟體為基礎架構的網路設備可能不足以負擔未來網路服務的要求,例如:在V4與V6混合的網路協定環境中,路由器必須要能處理IPv4/IPv6之間的轉換,並且同時要能維持網路協定(Internet Potocol)的處理速度與傳輸線路一樣。
本論文提出一個整合式的系統晶片(System On Chip)架構完成快速路徑的封包發送與處理,並且將需要特殊處理的封包留給處理器處理,例如:封包路線表的更新與網路廣播的發送協議。在此一系統中,主要利用Xilinx嵌入式SOC發展系統軟體與Xilinx的現場可編程邏輯陣列閘(Field Programmable Gate Array, FPGA)Vertex_II_P30作為發展平台。
本系統的硬體架構包含IBM的嵌入式處理器 (Power PC)、CoreConnect系統匯流排 (On Chip Peripheral Bus 與 Processor LocalBus) 、乙太網路控制模組 (Ethernet Medium Access Control) 、外部記憶體控制模組、與封包引擎(Packet Engine)模組。封包引擎模組是我們自行設計的封包處理模組,主要用來代替處理器處理一般常規性的快速路徑的封包,目的在於減少處理器的工作量與封包處理的時間。
實驗結果方面, 我們將展示簡化的IPv4和IPv6封包的處理結果,並且比較軟體處理與硬體處理的性能。最後由結果得知,我們所設計的封包引擎具有較快的處理速度。
Due to the diversity of internet applications and services, traditional software-based networking devices may not be sufficient to afford the processing load imposed by the services. One example is the mixed-version IP environment in which routers must handle the IPv4/IPv6 translation while keeping the IP processing at the line speed.
Previous packet process design may be use processor or ASIC approach, they usually has problems of performance or flexibility. This thesis is to present a System on Chip (SOC) solution for handling the fast-path packet forwarding, and leave the control data, such as packets from routing or specific protocols, being processed by a CPU.
The proposed packet engine, which handles the fast-path data, is designed as pipeline structure in order to maximize the throughput. The solution utilizes the IBM Power PC processor core, CoreConnect Bus peripheral, Xilinx Embedded Development Kit, and Xilinx Vertex_II_Pro Field Programmable Gate Array (FPGA).
In the experimental results, we will show results of packet processing of IPv4 and IPv6, and compare the performance by showing the throughput and the processing delay. The better performance can be obtained in the hardware-implemented engine than those generated by the software-based engine with the same length packet.
Chinese abstract i
English abstract iii
Acknowledgment iv
Contents v
List of Tables vii
List of Figures viii
List of acronyms and abbreviations x
1 Introduction 1
1.1 Motivation 1
1.2 Translation mechanism 2
1.3 Reduced IPv6 Feature 3
1.4 Limitations 3
1.4.1 Software 3
1.4.2 Hardware 4
2 Technology and Background 5
2.1 System on Chip (SoC) solutions 5
2.1.1 System on Chip or Microcontroller 5
2.2 Application Specific Integrated Circuit (ASIC) 6
2.3 Programmable logic device (PLD) 6
2.3.1 Field Programmable Gate Array (FPGA) 6
2.3.2 Simple Programmable Logic Device (SPLD) 7
2.3.3 Complex Programmable Logic Device (CPLD) 7
2.4 Hardware Description Language (HDL) 8
3 System Overview 9
3.1 Power PC, PLB, OPB, and PLB - OPB Bridge 11
3.1.1 Power PC 11
3.1.2 PLB, OPB, and PLB-OPB Bridge 12
3.2 The OPB Ethernet Media Access Controller (EMAC) 14
4 The System bus Architecture 17
4.1 The Bus Architecture 17
4.2 Bus Master Protocol 18
4.3 Intellectual Property Interface (IPIF) 19
5 The Packet Engine Module Architecture 22
5.1 The Packet Engine 22
5.2 Identification Code Word 24
5.3 Ingress Module 26
5.4 Egress Module 27
5.5 Control core 29
5.6 Classification and Route Module 31
5.7 V6 Packet header process module 34
5.8 V4 Packet Header Process module 36
5.9 Power PC Interrupt Module 37
5.10 Interrupt module 38
5.11 Buffer Block 40
5.12 Memory content 41
6 Experimental Results 44
6.1 The results of the IPv4 Packet Processing 45
6.2 The results of the IPv6 Packet Processing 49
6.3 The performance of the OPB bus Transaction 53
6.4 The performance of Packet Engine Transaction 54
7. The Conclusions and Future Work 58
Reference 60
Appendix A 62
Appendix B 64
[1] T. Narten, E. Nordmark, and W. Simpson, “Neighbor Discovery for IP Version 6 (IPv6),” RFC 2461, December 1998.
[2] E. Nordmark, “Stateless IP/ICMP Translation Algorithm (SIIT)”, RFC 2765, February 2000.
[3] G. Tsirtsis and P. Srisuresh, “Network Address Translation – Protocol Translation (NAT-PT),” RFC 2766, February 2000.
[4] S. Deering and R. Hinden, “Internet Protocol, Version 6 (IPv6) Specification,”RFC 2460, December 1998.
[5] “Embedded System Tools Reference Manual (version 6.3) ,” Xilinx Inc.,2004.
[6] G. Brebner, “Single-chip Gigabit Mixed-Version IP Router on Vertex II Pro,”Proceeding of the 10th Annual IEEE Symposium on Field-Programmable Custom Computing Machines (FCCM’02), 2002.
[7] Peter Magnusson, Evaluating Xilinx MicroBlaze for Network SoC solutions, Lulea University of Technology, Sweden, Master’s thesis, 2004.
[8] “Reuse Methodology Manual for System-On-A-Chip Designs”, 3rd Ed., by M. Keating and P. Bricaud, Kluwer Academic Publishers, 2002.
[9] H. Chang et al, “Surviving the SOC Revolution – A Guide to Platform-Based Design”, Kluwer Academic Publishers, 1999.
[10] Denis Howe, FOLDOC – Free On-Line Dictionary of Computing.Imperial Collage Department of Computing. http://foldoc.doc.ic.ac.uk/foldoc/
[11] Reinaldo A. Bergamaschi, and William R. Lee, “Designing Systems-on-Chip Using Cores ”, 2000, http://www.research.ibm.com/da/papers/24_1.pdf
[12] “PPC405Fx Embedded Processor Core User’s Manual”, IBM Corporation, 2005.
[13] “PowerPC™ 405 Processor Block Reference Guide”, Xilinx Corporation, 2004.
[14] “Processor Local Bus Functional Model Toolkit User’s Manual Version 4.9.2”, IBM Corporation, 2003.
[15] “Processor Local Bus (PLB) Version3.4 – Product Specification”, XilinxCorporation, 2004.
[16] “OPB Bus Functional Model Toolkit User’s Manual Version 3.5”, IBM Corporation, 2003.
[17] “On-Chip Peripheral Bus V2.0 with OPB Arbiter (v1.10a) ”, Xilinx Corporation,2004.
[18] “64-Bit PLB to OPB Bridge Core User’s Manual Version 3.7”, IBM Corporation,2001.
[19] “PLB to OPB Bridge (v1.01a)”, Xilinx Corporation, 2004.
[20] “OPB Ethernet Media Access Controller (EMAC) (v1.00m)”, Xilinx Corporation,2004.
[21] Jayant Kadambi, Ian Crayford, and Mohan Kalkunte. “Gigabit Ethernet – Migrating to High-Bandwidth LANs.”, Prentice Hall, 1998.
[22] “OPB IPIF Architecture”, Xilinx Corporation, 2002.
[23] “OPB IPIF Master Attachment”, Xilinx Corporation, 2003.
[24] “OPB IPIF Slave Attachment”, Xilinx Corporation, 2003.
[25] D. Taylor, A. Chandra, Y. Chen, S. Dharmapurikar, “System-on-Chip Packet
Processor for an Experimental Network Services Platform,” Proceedings of IEEE Globecom 2003, pp.3933- 3937.
[26] “MicroBlaze Processor Reference Guide – Embedded Development Kit” , Xilinx Corporation, 2003.
[27] Cheng-Hsien Hsu, Jzau-Sheng Lin and, Mingshou Liu, “Hardware Implementation of Network Packet Engine on an SOC platform,” 1st Applied Science and Technology Conference, 2004.
QRCODE
 
 
 
 
 
                                                                                                                                                                                                                                                                                                                                                                                                               
第一頁 上一頁 下一頁 最後一頁 top
系統版面圖檔 系統版面圖檔