臺灣博碩士論文加值系統

本論文研究背閘偏壓對於次臨界區的電路不匹配之效應與物理模型。我們已經量測及分析不同大小的電晶體，這些電晶體都被加以逆向及順向偏壓。我們首先觀察到，在次臨界區存在著比過臨界區更大的誤差。此種現象是因為在次臨界區中，電流與閘極電壓及製程參數成指數關係的結果。如將背閘逆向偏壓加入考慮，我們發現電流誤差隨著背閘逆向偏壓的加劇而增大，在次臨界區此一現象更加明顯。另一方面，電流誤差會隨著背閘順向偏壓的增大而改善。此種改良是因為閘控橫向電晶體在低注入情況下作用的結果。隨著分析從不同大小的電晶體所量測的結果，我們發現小尺寸的電晶體不只存在著更大的誤差，並且對於背閘偏壓更加敏感。從實驗的結果我們提出兩點建議：(一)次臨界區的電路需小心設計以免誤差；以及(二)閘控橫向雙載子電晶體的作用可以被利用來改善誤差。
　　除了實驗外，我們亦推導出一個新的解析式的統計模型。此一模型可以成功地重現在次臨界區對不同元件在不同偏壓下所量測的結果。在此模型中，電流誤差被表達成以製程參數變動為因子的函數。所萃取出的參數變動值與元件面積平方根的倒數成正比，符合前人所提理論。對於在元件面積與誤差間的取捨，我們以一些例子來顯示，以背閘順向偏壓為參數此一模型可被利用來當成一種量化的最佳化設計工具。

　　This thesis investigates the back-gate bias control on subthreshold circuit mismatch as well as its physical model. We have measured the MOSFETS operating in subthreshold (or called weak inversion) to above-threshold regions with different gate widths and lengths. These MOSFETS were characterized with back-gate reverse and forward biases. The first observation is that the devices operating in subthreshold region exhibit larger mismatch than those in above-threshold region. This is due to the exponential dependence of current on gate and bulk voltages as well as process variations. In the case of back-gate reverse bias, we have found that current mismatch increases as the magnitude of back-gate reverse bias increases. This phenomenon is more pronounced in subthreshold region than in above-threshold region. On the other hand, with the supply of back-gate forward bias, the current mismatch deceases with increasing the back-gate bias in all operation regions. The improvement in match is due to the gated lateral bipolar action in low level injection. With the data measured from devices with different sizes, we have found that small size devices not only exhibit larger mismatch, but also are more sensitive to the back-gate bias. Two suggestions are drawn from the experiment data: (i) subthreshold circuits should be carefully designed to suppress the mismatch; and (ii) the gated lateral bipolar action can be utilized to improve the matching property of MOSFET’s.
　　Besides the experiment, we have also derived a new simple analytical statistical model that has successfully reproduced the mismatch data in weak inversion for different back-gate biases and different device dimensions. With this model, the current mismatch can be expressed as a function of the variations in process parameters, namely, flat-band voltage and body effect coefficient. The extracted variations are shown to follow the inverse square root of the device area. Some examples have been given to demonstrate that the model is capable of serving as the quantitative design tool for the optimal design between the mismatch and device size with the back-gate forward bias as a parameter.

Contents

Abstract (Chinese) i
Abstract (English) iii
Acknowledgement v
Contents vi
List of Captions viii

Chapter 1 Introduction 1
1.1 Subthreshold Operation 1
1.2 Mismatch Analysis 2
1.2.1 Device Area and Back-Gate Bias 2
1.2.2 Mismatch in Subthreshold Region 3

Chapter 2 Experiment of Mismatch 6
2.1 Introduction 6
2.2 Experiment 8

Chapter 3 Dependence of Current Match on Back-Gate Bias 10
3.1 Analysis and Modeling 10
3.2 Detailed Interpretations 14
3.3 Mismatch Model 16

Chapter 4 Conclusion 20
References 21

References

[1] E. A. Vittoz, “Micropower techniques,” in Design of MOS VLSI Circuits for Telecommunications, Y. Tsividis and P. Antognetti, Eds., Prentice-Hall, Inc., NJ. pp. 104-144, 1985.
[2] A. Pavasovic, Subthreshold region MOSFET mismatch analysis and modeling for analog VLSI systems, Ph. D. Dissertation, the Johns Hopkins University, 1990.
[3] F. Forti and M. E. Wright, “Measurement of MOS current mismatch in the weak inversion region,” IEEE J. Solid-State Circuits, vol. 29, pp. 138-142, Feb. 1994.
[4] M. D. Godfrey, “CMOS device modeling for subthreshold circuit,” IEEE Trans. Circuits and Systems-II: Analog and Digital Processing, vol. 39. pp. 532-539, Aug. 1992.
[5] E. A. Vittoz, “The design of high-performance analog circuits on digital CMOS chips,” IEEE J. Solid-State Circuits, vol. SC-20, pp. 657-655, June. 1985.
[6] L. Watts, D. A. Kerns, R. F. Lyon, and C. A. Mead, “Improved implementation of the silicon cochlea,” IEEE J. Solid-State Circuits, vol. 27, pp. 692-700, May 1992.
[7] C.A. Mead Analog VLSI and Neural Systems, Addison-Wesley Co., MA., 1989.
[8] S. Verdonckt-Vandebroed, S. S. Wong, J. C. S. Woo, and P. K. Ko “High-gain lateral bipolar action in a MOSFET structure,” IEEE Trans. Electron Devices, vol. 38, pp. 2487-2496, Nov. 1991.
[9] T. H. Huang and M. J. Chen, “Empirical modeling for gate-controlled collector current of lateral bipolar transistors in an n-MOSFET structure,” Solid-State Electronics, vol. 38, pp. 115-119, Jan 1995.
[10] T. H. . Huang and M. J. Chen, “Base current reversal phenomenon in a CMOS compatible high gain n-p-n gated lateral bipolar transistor,” IEEE Trans. Electron Devices, vol. 42, pp. 321-327, Feb. 1995.
[11] E. A. Vittoz, “MOS transistors operated in the lateral bipolar mode and their application in CMOS technology,” IEEE J. Solid-State Circuits, vol. SC-18, pp. 273-279, June. 1983.
[12] T. W. Pan and A. Abidi, “A 50-db variable gain amplifier using parasitic bipolar transistors in CMOS,” IEEE J. Solid-State Circuits, vol. 24, pp. 951-961, Aug 1989.
[13] Y. P. Tsividis, Operation and Modeling of the MOS Transistor, McGraw-Hill Co., N.Y. 1987.
[14] P. Antognetti, D Caviglia, and E. Profumo, “CAD model for threshold and subthreshold conduction in MOSFET’s,” IEEE J. Solid-State Circuits, vol. SC-17, pp. 454-458, June. 1982.
[15] A. Papoulis, Probability, Random Variable and Stochastic Processes, Tokyo: McGraw-Hill, Kogakusha, 1965.
[16] M. J. Chen, J. S. HO, and T. H. Huang, “Dependence of Current Match on Back-Gate Bias in Weakly Inverted MOS Transistors and Its Modeling,” IEEE J. Solid-State Circuits, vol. 31, pp. 259-262, Feb.1996.
[17] E. A. Vittoz, “Low-power design: ways to approach the limits,” IEEE 1994 International Solid-State Circuits Conference, Digest of Technical Papers, pp. 14-18.
[18] K. R. Lakshmikumar, R. A. Hadaway, and M. A. Copeland, “Characterization and modeling of mismatch in MOS transistors for precision analog design,” IEEE J. Solid-State Circuits, vol. 21, pp. 1057-1066, Dec. 1986.
[19] M. J. M. Pelgrom, A. C. J. Duinmaijer, A. P. G. Welbers, “Matching properties of MOS transistors,” IEEE J. Solid-State Circuits, vol. 24, pp. 1433-1440, Oct. 1989.
[20] C. Michael and M. Ismail, “Statistical modeling of device mismatch for analog MOS integrated circuit,” IEEE J. Solid-State Circuits, vol. 27, pp. 154-165, Feb.1992.