臺灣博碩士論文加值系統

生產排程在半導體前段工廠中扮演相當重要的角色。好的排程機制可以依據真實現況，合理地調配整體資源，為企業帶來更佳的效益。由於多樣化的生產製程，生產環境的變化，以及不同的生產需求，在大部份的工廠中，由生產排程專家依據其知識及經驗法則來進行生產排程，藉以達成較優異的生產績效。但是，往往必須有足夠的產業經驗，並且歷經數年的實際磨練後，才能培養出一位稱職的排程專家; 除此之外，每個工廠的生產環境不同，所需的排程知識亦不盡相同，如何將排程知識保留下來，並且能輕易地傳承，也是這個領域非常重要的問題。
欲解決上述問題，我們提出一套完整的生產排程知識庫系統。在這篇論文中，為了讓生產排程的知識能妥善地保存、輕易地複製沿用以及簡單地表達，進而定義了以邏輯為導向，且易於機器讀取的圖形化XML-based知識表達法(以下簡稱為XLogic)，知識擷取方法(以下稱為KA)跳脫過去訪談式的KA，提出圖形化的知識擷取工具(以下簡稱Logic Map Builder)，直接由專家以圖形拖拉的方式維護排程知識元件(以下稱為Logic Component)，產生排程邏輯圖(以下稱為Logic Map)，不僅便於操作，並且更容易了解整個排程的過程。架構上可分為三階段：Meta Knowledge Acquisition(以下稱為MKA)階段，專家可依據知識的重要度及順序性去建構Meta Knowledge(以下稱為MK)；KA階段，由專家透過圖形化的Logic Builder產生排程Logic Map進而轉換至NORM-based的規則庫中；排程推論階段，專家經由程式介面，輸入Lot相關排程資料後，再利用DRAMA推論引擎，推論產生排程結果。
針對排程精確度與準確度於系統與專家的比較上，我們發現大部分的情況皆能彼此符合。透過專家的回饋，證實本系統確實有保存延續排程知識之能力，並可作為新進排程人員之教學系統。

Lot scheduling plays a very important role in semiconductor wafer Fab. According to the up-to-date market situation, a good Lot scheduling mechanism can help wafer Fab to meet constraints and allocate reasonable resources to gain higher profit. The complexity of wafer Fab Lot scheduling comes from various process flows, dynamic manufacturing environment and variant market requirement. In order to increase average performance, in the most wafer Fabs, the Lot scheduling expert (Production Controller) utilizes her/his knowledge and experience to do the Lot scheduling. However, it's difficult to train a comprehensive Lot scheduling human expert who must have enough industry experience and real Fab practice through a couple of years. In addition, different Lot scheduling know-how is required in different wafer Fab. How to share and re-use the existing knowledge is also the main issue in this domain.
For those reasons, we propose a suite of Lot scheduling knowledge-based system. In this thesis, we define a logic-oriented XML-based knowledge representation for the usage of knowledge repository, knowledge re-use and graphic expression. Besides, we design a graphic knowledge acquisition tool (Logic Map Builder) to elicit the Lot scheduling logic construction (Logic Map). Therefore, human expert can directly construct the Logic Map by the drag-drop function. There are three phases in this system. Firstly, Meta-Knowledge Acquisition Phase is designed to acquire the importance and sequence of knowledge components, says meta-knowledge. Secondly, Knowledge Acquisition Phase is designed to acquire Lot scheduling Logic Map. Finally, Lot Scheduling Phase is designed for knowledge inference by DRAMA to receive relevant facts and generate Lot scheduling result.
The comparison of precision and accuracy between the results of our system and human expert is processed. The results of most cases are totally matched. From the feedback of human expert, we assure that the system not only has the capability to reposit and re-use Lot scheduling knowledge, but also can be used as a Lot scheduling tutoring system.

Abstract in chinese i
Abstract iii
Acknowledgement in chinese v
Contents vi
Lists of Figures viii
Lists of Tables ix
Chapter 1 Introduction 1
Chapter 2 Related Works and Motivation 7
2.1 Researches of Scheduling Problem in Generic Factories 7
2.2 Researches of Scheduling Problem in Wafer Fabs 10
2.3 Motivation 12
Chapter 3 Architecture of Logic-Oriented Wafer Fab Lot Scheduling Knowledge-Based System 15
3.1 Meta-Knowledge Acquisition Phase 16
3.2 Knowledge Acquisition Phase 17
3.3 Lot Scheduling Inference Phase 18
Chapter 4 Knowledge Representation and Knowledge Acquisition Tool of Wafer Fab Lot Scheduling 19
4.1 Lot Scheduling Logic Components 20
4.2 XML-Based Representation 22
4.3 Design of Knowledge Acquisition Tool 24
Chapter 5 Cases Analysis 30
5.1 Heuristics Combination 30
5.2 Process Causal Restriction 32
Chapter 6 Experiment 34
6.1 Experiment Design 34
6.2 Experiment Results 36
6.3 Verification and Feedback from Human Experts 37
Chapter 7 Conclusion 40
Reference 42
Appendix A Evaluation Raw Data 44
Appendix B Lot Scheduling Results 52
Result of Human Expert 1 52
Result of Human Expert 2 55
Result of LS-KBS 57
Vita in chinese 61

[1] Yi-Ju Chang: A Learning Agent for Supervisors of Semiconductor Tool Dispatching, Master Thesis, Nation Taiwan University, Taiwan.(2001)
[2] Chang-Sheng Chen: Design and Implementation of a Unifying Intelligent DNS Management System, Doctor Dissertation, National Chiao-Tung University, Taiwan. (2003)
[3] Jin-Huei Chen : A New XML-based Knowledge Representation for Flowchart. Master Thesis, National Chiao-Tung University, Taiwan. (2000)
[4] R.M. Dabbas, J.W. Fowler: A New Scheduling Approach Using Combined Dispatching Criteria in Wafer Fabs, IEEE Transactions on Semiconductor Manufacturing (2003)
[5] J. C. Giarratano, G. D. Riley: Expert Systems principles and programming. 4th Edition. Page(s): 182-183
[6] E. Guerrieri: Software Document Reuse with XML, Fifth International Conference on Software Reuse, Proceedings(1998)pp. 246 –254
[7] M. Ham, F. Dillard: Dynamic photo stepper dispatching/scheduling in wafer fabrication. Semiconductor Manufacturing, 2005. ISSM 2005, IEEE International Symposium on 13-15 Sept. (2005)
[8] P. Martin and P. Eklund: “Embedding knowledge in Web documents”, Computer Networks 31 (1999) pp.1403-1409
[9] Jan-Ren May: The Design of Dispatching Rules for the Primary Machines of Wafer Fabrication Factories, Master Thesis, National Chiao-Tung University, Taiwan (1996)
[10] Garey, Michael. R., Johnson, D. S., Computers and Intractability: A Guide to the Theory of NP-Completeness. Freeman, New York. (1979)
[11] MIT's OpenCourseWare: Semiconductor Manufacturing – Chapter19 scheduling (2003)
[12] D. Rajpathak, et al.:A Generic Library of Problem Solving Methods for Scheduling Applications, K-CAP’03, October 23–25, 2003, Sanibel Island, Florida, USA.
[13] J. Sauer: Knowledge-based systems in scheduling. Knowledge-based systems techniques and applications. Vol4. Academic press (2000)
[14] S.S. Tseng, G.J. Hwang: Artificial Intelligence and Expert System : Theory, Practice and Application, Flag Publishing Co., Taiwan (2005)
[15] C.Wang, W. Shen, H. Ghenniwa: An Adaptive Negotiation Framework for Agent Based Dynamic Manufacturing Scheduling. Systems, Man and Cybernetics. IEEE International Conference on Volume 2. Page(s):1211 - 1216 vol.2 (2003)
[16] W3C XML, World Wide Web Consortium Extensible Markup Language, http://www.w3.org/XML