|
[1] M. I. C. Simas, P. Santos, P. Casimiro, and M. Lanca, “Smart power in MOS technologies-an overview,” Proc. IEEE International Symposium on Industrial Electronics, ISIE '97, vol.2, 1997, pp.371 – 376. [2] B. J. Baliga, “An overview of smart power technology,” IEEE Transactions on Electron Devices, vol.38, no.7, 1991, pp.1568 – 1575. [3] F. Udrea, D. Garner, K. Sheng, A. Popescu, H. T. Lim, and V. I. Milne, “SOI power devices,” Electronics & Communication Engineering Journal, vol.12, no.1, 2000, pp.27 – 40. [4] T. K. H. Starke, P. M. Holland, S. Hussain, W. M. Jamal, P. A. Mawby, and P. M. Igic, “Highly effective junction isolation structures for PICs based on standard CMOS Process,” IEEE Transactions on Electron Devices, vol.51, no.7, 2004, pp.1178 – 1184. [5] P. A. Mawby, T. K. H. Starke, P. M. Holland, S. Hussain, W. M. Jamal, and P. M. Igic, “Advanced junction isolation structures for Power Integrated Circuit technology,” 24th International Conference on Microelectronics, vol.1, 2004, pp.17 – 22. [6] M. Stoisiek, K. -G. Oppermann, U. Schwalke, and D. Takacs, “A dielectric isolated high-voltage IC-technology for off-line applications,” Proc. of the 7th International Symposium on Power Semiconductor Devices and ICs, ISPSD '95, 1995, pp.325 – 329. [7] A. L. Robinson, D. N. Pattanayak, M. S. Adler, B. J. Baliga, and E. J. Wildi, “Lateral insulated gate transistors with improved latching characteristics,” IEEE Electron Device Letters, vol.7, no.2, 1996, pp.61 – 63. [8] A. Nezar, P. K. T. Mok, and C. A. T. Salama, “Latch-up prevention in insulated gate bipolar transistors,” Proc. of the 5th International Symposium on Power Semiconductor Devices and ICs, ISPSD '93, 1993, pp.236 – 239. [9] Jun Cai, Keng Foo Lo, and J. K. O. Sin, “A latch-up immunized lateral trench-gate conductivity modulated power transistor,” Proc. of the 7th International Symposium on Physical and Failure Analysis of Integrated Circuits, 1999, pp.168 – 172 [10] T. P. Chow, B. J. Baliga, D. N. Pattanayak, and M. S. Adler, “Comparison of p-channel lateral insulated-gate bipolar transistors with and without collector shorts,” IEEE Electron Device Letters, vol.11, no.5, 1990, pp.184 – 186. [11] J. K. O. Sin, C. A. T. Salama, and L. Z. Hou, “Analysis and characterization of the hybrid Schottky injection field effect transistor,” International Electron Devices Meeting, vol.32, 1986, pp.222 – 225. [12] J. K. O. Sin, and S. Mukherjee, “Lateral insulated-gate bipolar transistor (LIGBT) with a segmented anode structure,” IEEE Electron Device Letters, vol.12, no.2, 1991, pp.45 – 47. [13] D. A. Neamen, Semiconductor Physics and Devices, McGraw-Hill Science Publishing Company, 2002. [14] B. J. Baliga, Power Semiconductor Devices, PWS. Publishing Company, 1995. [15] J. A. Appels, and H. M. J. Vaes, “High voltage thin layer devices (RESURF devices),” International Electron Devices Meeting, vol.25, 1979, pp.238 – 241. [16] A. W. Ludikhuize, “A review of RESURF technology,” Proc. the 12th International Symposium on Power Semiconductor Devices and ICs, 2000, pp.11 – 18. [17] M. Imam, M. Quddus, J. Adams, and Z. Hossain, “Efficacy of charge sharing in reshaping the surface electric field in high-voltage lateral RESURF devices,” IEEE Transactions on Electron Devices, vol.51, no.1, 2004, pp.141 – 148. [18] M. R. Simpson, P. A. Gough, F. I. Hshieh, and V. Rumennik, “Analysis of the lateral insulated gate transistor,” Proc. International Electron Devices Meeting, vol.31, 1985, pp.740 – 743. [19] P. A. Gough, M. R. Simpson, and V. Rumennik, “Fast switching lateral insulated gate transistor,” Proc. International Electron Devices Meeting, vol.32, 1986, pp.218 – 221. [20] Lon-Kou Chang, and Ming-Yui Tsai, “A novel structure of LIGBT with 3D RESURF junction and segmented-anode-segmented-cathode,” Proc. The Fifth International Conference on Power Electronics and Drive Systems, PEDS 2003, vol.1, 2003, pp.49 – 54. [21] J. K. O. Sin, and S. Mukherjee, “Analysis and characterization of the segmented anode LIGBT,” IEEE Transactions on Electron Devices, vol.40, no.7, 1993, pp.1300 – 1306. [22] T. Yamaguchi, and S. Morimoto, “Process and device design of a 1000-V MOS IC,” IEEE Transactions on Electron Devices, vol.29, no.8, 1982, pp.1171 – 1178. [23] M. R. Simpson, “Analysis of negative differential resistance in the I-V characteristics of shorted-anode LIGBT's,” IEEE Transactions on Electron Devices, vol.38, no.7, 1991, pp.1633 – 1640.
|