臺灣博碩士論文加值系統

在深次微米的半導體製程中，導線的信號傳輸延遲效應，嚴重影響電子元件的表現。為了減輕這個問題，業界普遍採用以下兩個方式。首先是以低電阻的銅導線取代傳統的鋁導線；另外，則是選用低介電常數的材料供金屬介電層使用，但這兩種方式都在製程的整合上遇到許多問題。若採用低介電常數的材料而無中間蝕刻終止層，雙鑲嵌製程在蝕刻深度的控制、蝕刻輪廓、條紋及琢面等方面都將遇到很大的挑戰。工程師們企圖以製程整合的方式，在降低生產成本及簡化生產流程的同時，兼顧元件的電性表現。進而發展出all-in-one的製程技術，以滿足低成本、高產出的要求。
All-in-one技術在同一個清潔模式的腔體中，整合了溝槽蝕刻、去光阻及阻障層去除等步驟。這個方式也同時解決了一些阻障層去除步驟之後的製程問題。本篇論文提供的實驗結果，是關於在去光阻及阻障層去除的製程整合所遇到的問題，包括銅氧化物引起的損害銅導致電性失效、 損害銅與銅質阻障種晶層過差的附著力。為了減少損害銅導致的失效並提供更好的解決方案，可以藉著考慮整合製程步驟以及修改製程程式。實驗的程序主要是藉著兩個階段，包括控擋晶圓以及圖案晶圓的實驗; 接著是電性晶圓的實驗。這裡將討論一些不同氣體組合的製程趨勢及蝕刻後處理的步驟，進而驗證這個製程方式是有效的。

In the era of deep submicron semiconductor fabrication, interconnection resistance-capacitance (RC) time delay dominates the performance of whole integrated circuits (ICs). To mitigate the issue, two realistic methods are accepted popularly. The first method is to replace the aluminum wires with copper interconnects which offer lower resistivity. The second method is to use a lower dielectric constant material as the inter-metal dielectric (IMD). However, the integration of such material has encounter enormous problem in mass production. When the low-k material without middle stop layer was introduced, the dual damascene processes present unique challenges of etch depth control, etch profile, striation and faceting. As a result, people struggled to align an integrated process flow to reduce the cost of production and to simplify the process flow without any impact on chip performance. Therefore , the all-in-one process was developed to meet low cost and high productivity requirement. The all-in-one process was integrated trench etch step , strip step and barrier removal step into only one clean mode chamber. Meanwhile, some process issue after barrier removal step will also be solved. This paper will present experimental results of the process development that had been carried out for trench etch with integrated strip and barrier removal process and some various issues, like copper damage by oxidized copper residue leading to electrical failure , poor adhesion between damaged surface and barrier seed layer . To reduce the copper damage induced failures and provide the better solution, recipes can be modified and the process step procedures are considered. The experiment procedures will mainly be finished by two phases. First , there are some tests for blanket wafers results and physical results. Secondary, the experiment will optimize process on electric test to meet the process acceptable specifications. Then some process trends will be discussed by different gas combinations and some post etch treatment then prove the process approach is evaluated to be workable.

Chapter 1 Introduction
1.1 General Background…………………………………1
1.2 Motivation and Material Options…………………4
1.3 Organization of This Thesis………………………7

Chapter 2 Characteristics and Benefits of Copper
Dual Damascene and All-in-one Approach
2.1 Review of Dry Etch Characteristics……………8
2.2 Characteristics and Benefits of Cu Dual
Damascene ……………………………………………9
2.3 Trench All-in-one Etch Process…………10
2.4 Barrier Layer and Process Issues Analysis…13

Chapter 3 Experiment Procedure and Design
3.1 Experiment Procedure…………………………… 17
3.2 Experiment Tool Hardware Configuration………18
3.3 One-in-one Process Approach Experiment………21
3.4 All-in-one Process Approach Experiment………26

Chapter 4 Results and Discussions
4.1 Pure CF4 Gas Barrier Removal and PET Process
Development……………………………………………34
4.2 The Electric Result Comparison between
One-in-one and All-in-one Process……48
4.3 Final Result…………………………………………54

Chapter 5 Conclusion
Conclusion………………………………………………56

1. B. Luther, et al., “Proc. EKE. VLSI Multilevel Interconnections Conf.,” , Santa Clara, CA, USA, 8-9 June, p15(1993).
2. D. C. Edelestein, “Proceeds of IEEE VMIC” , p301(1995)
3. Shyam P. Muraka, “Materials Science and Engineering” ,R19,p87-151(1997)
4. S. P. Murarka, in G. C. Smith and R. Blumenthal(eds.), “Materials research Society” Pittshurgh, PS, p179 (1991).
5. The National Technology Roadmap for Semiconductors, “Semiconductor Industry Association” , San Jose , CA (1998,2003)
6 . B.J. Howard and C. Steinbruchel , “Appl. Phys. Lett. ” , p59 ( 1991)
7. L. Peters, “Pursuing the perfect low-k dielectric” , Semiconductor International,V.21,No.10 . p.64 (1998)
8. S. Venkatesan et al, “A high performance 1.8V, 0.20mm CMOS technology with copper metallization”, Proc. IEEE IEDM, (1997)
9. D. Edelstein et al, “Full copper wiring in a sub 0.25um CMOS ULSI technology” , Proc. IEEE IEDM , ( 1997 )
10 . Stanley Wolf, Ph.D. , “Introduction to Dual-damascene interconnect process” , Silicon Processing for the VLSI Era - Vol. 4, p. 674-679 (2004)
11 . C.K. Hu, et al., “Thin Solid Films” , p84 (2004)
12. T. Pye, and P. Rose, "Low-Dielectric-Constants Materials for Back-End-of Line Applications,” Semiconductor Fabtech-8th Edition, p203 (1998).
13. C. H. Ting, in M. Paunovic et al., (eds), “Proc. Symp. On Electroless Deposition of metals and alloys” , Proc. Vol. 88-12, Electrochemical Societies, Pennington, NJ.p223, ( 1998 )
14. S. S. Wong, in P. W. J. Verhofstadt (eds), “SRC Topical Research Conf. On Interconnects” , SRC Publ.P90007, SRC. Research Triangle Park, NC, p45 (1990).
15. A. V. Gelatos, et al., “Tech. Dig. Of VLSI Symposium on Technology” , p25 (1995)
16. D. Edelstein, J. Heidenreich, R. Goldblatt, W. Cote, C. Uzoh, N.
Lustig, P. Roper, T. McDevitt, W. Motsiff, A. Simon, J. Dukovic, R.
Wachnik, H. Rathore, R. Schulz, L. Su, S. Luce, and J. Slattery, "Full
Copper Wiring in a Sub-0.25 micro-m CMOS ULSI Technology," Technical
Digest, IEEE International Electron Devices Meeting, p773.(1997)
17. Applied Materials Inc., “ BEOL Copper dual-damascene metallization interconnect structure physical picture” , p3 (2003).
18. C Marcadal et al , “OMCVD TiN diffusion barrier for copper contact an via and line”, Proc. VMIC, (1997)
19. T Gao et al., "Low-k Materials Etch and Strip Optimization for Sub 0.25 µm Technology," in Proceedings of the International Interconnect Technology Conference (IITC) (Piscataway, NJ: IEEE, 1999), p53–55.
20. O Demolliens et al., "Copper-SilK Integration in a 0.18 µm Double-Level Metal Interconnect," in Proceedings of the International Interconnect Technology Conference (IITC) (Piscataway, NJ: IEEE, 1999), p198–199.
21. Tohru Hara , Hiroki Toida , “Properties of Copper Layers Deposited by Electroplating on an Agglomerated Copper Seed Layer.” Department of Electrical Engineering, Hosei University, Koganei, Tokyo , Japan (2002)
22. Tohru Hara , Kohji Sakata , Akihiro Kawaguchi , Satoshi Kamijima. “Control of Agglomeration on Copper Seed Layer Employed in the Copper Interconnection.” Department of Electrical Engineering, Hosei University, Koganei, Tokyo, Japan (2001)
23. A. Jagminienėa, G. Valinčiusb, A. Riaukaitėa, c and A. Jagminasa. “The influence of the alumina barrier-layer thickness on the subsequent AC growth of copper nanowires.” a Institute of Chemistry, Electrochemical Kinetics, A. Goštauto 9, LT-01108 Vilnius, Lithuania b Institute of Biochemistry, Mokslininkų 12, LT-01108 Vilnius, Lithuania c Department of General and Inorganic Chemistry, Vilnius University, Naugarduko 24, LT-2006 Vilnius (2004)
24. Li-Men Chen, Chuan Chi Lin, and Ching Huei Kao. “Copper toxicity in rice seedlings: Changes in antioxidative enzyme activities, H2O2 level, and cell wall peroxidase activity in roots.” Department of Agronomy, National Taiwan University, Taipei, Taiwan, (1999)
25. S.B. Wang , “ Control of Ion Energy At The Substrates During Plasma Processing.” University of Wisconsin-Madison , p65. (1999)
26. Perry, R.H.; Green, D.W. “Perry’s Chemical Engineers’ Handbook ( 7th Edition ).” P15-42. (1997)
27. Biochem. J. “Phospholipase A2 in human ascetic fluid . Purification, characterization and immunochemical detection).” P264. (1991)
28. M Baklanov, W Boullart, and S Vanhaelemeersch, "Reduction of Oxidized Copper in Dual Damascene Copper/Low-k Integration." , p3 (2000.)