|
[1] H. S. Won, K. S. Kim, K. O. Jeong, K. T. Park, K, M, Choi and J. T. Kong, “An MTCMOS Design Methodology and Its Application to Mobile Computing,” ISLPED, pp. 110-115, August 2003. [2] N. S. Kim, T. A. David and B. T. Mudge, “Leakage Current: Moore’s Law Meets Static Power,” IEEE Computer Society, pp.68-75, Dec. 2003. [3] G.oichi Ono and Masayuki, “Threshold-Voltage Balance for Minimum Supply Operation,” IEEE Journal of Solid-State Circuits, Vol. 38, pp.68-75, May. 2003. [4] S. Mutoh, T. Douseki, Y. Matsuya, S. Shigematsu and J. Yamada, “1-V Power Supply High-Speed Digital Circuit Technology with Multithreshold –Voltage CMOS,” IEEE Journal of Solid-State Circuits, Vol. 30, pp.847-853, August 1995. [5] A. Amirabadi, J. Jafari, A. A. Kusha, A. K. Firooz and M. Nourani, “Leakage Current Reduction by New Technique in Standby Mode,” GLSVLSI, pp.158-161, April 2004. [6] Y. Taur and T.H. Ning. Fundamentals of Modern VLSI Devices, Cambridge University press, 1998. [7] http://www-device.eecs.berkeley.edu/~bsim3/latenews.html [8] R. M. Rao, J. L. Burns, A. Devgan and R. B. Brown, “Efficient Techniques for Gate Leakage Estimation,” ISLPED, pp. 100-103, August 2003. [9] James T. Kao and Anantha P. Chandrakasan, “Dual-Threshold Voltage Techniques for Low-Power Digtial Circuit,” IEEE Journal of Solid-State Circuits, Vol. 35, pp.1009 -1018, July 2000. [10] K. Nii, H. Makino, Y. Tujihashi, C. Morishima, Y. Hayakawa, H. Nunogami, T. Arakawa and H. Hamano, “A Low Power SRAM using Auto-Backgate-Controlled MT-CMOS,” ISLPED, pp.293-298, 1998. [11] H. Makino, Y. Tsujihashi, K. Nii, C. Morishima, Y. Hayakawa, T. Shimizu and T. Arakawa, “An Auto-Backgate-Controlled MT-CMOS Circuit,” IEEE VLSI circuits Digeset of Technical Papers, pp.42-43, June 1998. [12] S. Shigematsu, S. Mutoh, Y. Matsuya, Y. Tanabe and J. Yamada, “A 1-V High-Speed MTCMOS Circuit Scheme for Power-Down Application Circuits,” IEEE Journal of Solid-State Circuits, Vol. 32, pp.861-869, June 1997. [13] R. M. Rao, J. L. Burns and R. B, Brown, “Analysis and Optimization of Enhanced MTCMOS Scheme,” IEEE Proc., pp.861-869, June 1997. [14] C. C. Wang, P. M. Lee and K. L. Chen, “An SRAM Design Using Dual Threshold Voltage Transistors and Low-Power Quenchers,” IEEE Journal of Solid-State Circuits, Vol. 38, pp.1712-1720, Oct. 2003. [15] 工研院/系統晶片技術中心 郭建興, “標準元件庫特徵值萃取與模型建立,” IC Design magazine, Vol. 33, pp. 44-56, Jan. 2003. [16] 國家晶片系統設計中心 陳麒旭, “標準元件庫(Standard Cell Library)概說,” IC Design magazine, pp. 28-36, Oct. 2003. [17] Artisan (2003 September). TSMC 0.18mm Process 1.8-Volt SAGE-XTM Standard Cell Library Databook. Artisan Components, Inc. [18] Avant!. (1998, July). Milkyway Cell Library Preparation Training Guide, Avant! Corporation. [19] Christopher Saint and Judy Saint. (2003). IC Mask Design, Vol. 2, pp. 25-48. [20] L. Jia, Y. Gao and H. Tenhunen, “Efficient VLSI Implementation for Radix-8 FFT Algorithm,” IEEE Communications, Computers and Signal Processing, pp. 468-471, Aug. 1999. [21] J. Kao, S. Narendra and A. Chandrakasan, “MTCMOS Hierarchical Sizing Based on Mutual Exclusive Discharge patterns,” Proceedings of the 35th annual conference on Design automation, pp. 495-500, 1998. [22] M. H. Anis, M. K. Mahmoud and M. I. Elmasry, “Efficient Gate Clustering for MTCMOS Circuits,” IEEE Journal of Solid-State Circuits, Vol. 38, pp.1712-1720, Oct. 2003. [23] W. Liao, J. M. Basile and L. He, “Leakage Power Modeling and Reduction with Data Retention,” Proceedings of the IEEE, pp. 34-38, Sept. 2001.
|