臺灣博碩士論文加值系統

由於電腦與網路的應用日漸普及，資訊的安全與完整比以往更重要。因為對語音與影像的需求，帶動手機與網際網路的高速傳輸，在實用上需考量安全性與即時性，區塊密碼雖然安全但是無法滿足即時性，串流密碼在即時性比區塊密碼有很好的表現。因此本文引用張仁俊等提出的架構配合可程式陣列閘(Field Programmable Gate Array，FPGA)實作同步串流加解密系統中的密鑰流產生器(Key generator)。本密鑰流產生器由線性反饋移位暫存器(Linear feedback shift register，LFSR)、組合器(combination generator)與濾波器(Filter generator)所組成。實作部份以硬體描述語言Verilog撰寫，配合可程式陣列閘Stratix EP1S80 DSP完成硬體驗證功能。所需logic elements數量為259，在時脈頻率為184 MHz時下，鮑率可達184 Mbps。

Data encryption/decryption plays an important role in communication and network securities. The demand of multimedia promotes the high-speed transmission in the mobile phone and Internet. The block ciphers are safe but unable to meet the requirement of real-time process; therefore, stream ciphers are applied to the real-time system. In the thesis, we use field programmable gate array to implement the key generator of synchronous stream system. The key generator consists of linear feedback shift register, combination generator and filter generators. Our design is coded using Verilog HDL and implemented on Altera’s FPGA Stratix EP1S80 DSP. Our design requires 259 logic elements and achieves a data throughput up to 184 Mbps in a maximum clock frequency of 184 MHz.

1.緒論 1
2.串流密碼簡介 3
3.串流加解密設計 5
3.1線性反饋移位暫存器與過濾器模組 9
3.2 組合器模組 13
4.串流加解密之FPGA平台 15
4.1 Case I 16
4.2 Case II 16
4.3 Case III 16
4.4 Case IV 17
4.5 Case V 17
5硬體實作 18
6.效能分析 25
7.結論 26

[1] E. Key, ” An analysis of the structure and complexity of nonlinear binary sequence generators,” IEEE Transactions on Information Theory, Nov. 1976, Vol. 22, pp.732-736.
[2] G. J. Kuhn, ” Algorithms for self-synchronizing ciphers,” Southern African Conference on Communications and Signal Processing, June 1988, pp. 159-164.
[3] G.-Z. Xiao, and J. L. Massey, "A spectral characterization of correlation-immune combining functions,” IEEE Transactions on Information Theory, May 1988, Vol. 34, pp. 569-571.
[4] J. C. Hernandez, P. Isasi, J.M. Sierra, C. Mex-Perera and B. Ramos, “Using classifiers to predict linear feedback shift registers,” 2001 IEEE 35th International Carnahan Conference on Security Technology, Oct. 2001, pp. 240-249.
[5] J. D. Golic, Clark, A. and Dawson, E. “Generalized inversion attack on nonlinear filter generators,” IEEE Transactions on Computers, Oct. 2000, Vol. 49, pp.1100-1109.
[6] J. L. Massey, “A self-synchronizing digital scrambler for cryptographic protection of data,”84 International Zurich Seminar on Digital Communications Applications of Source Coding, Channel Coding & Secrecy Coding, 1984.
[7] J. Massey,” Shift-register synthesis and BCH decoding, ”IEEE Transactions on Information Theory, Jan. 1969, Vol. 15, pp.122-127.
[8] K. Zeng, C. -H Yang, D.-Y. Wei, and T.R.N. Rao, ”Pseudorandom bit generators in stream-cipher cryptography,” IEEE on computer, Feb. 1991, Vol. 24, pp.8-17.
[9] M. D. Galanis, P. Kitsos, G. Kostopoulos, N. Sklavos, O. Koufopavlou, and C. E. Goutis, ”Comparison of the hardware architectures and FPGA implementations of stream ciphers,” IEEE International Conference on Electronics, Circuits and Systems, Dec. 2004, pp.571-574.
[10] P. Kitsos, G. Kostopoulos, N. Sklavos, and O. Koufopavlou,” Hardware implementation of the RC4 stream cipher,” IEEE International Midwest Symposium on Circuits and Systems, 2003,Vol. 3, pp. 1363-1366.
[11] S. W. Golomb, “Shift register sequences,”Holden-Day, San Francisco Calif., 1967.
[12] Wayne Stahnke, “Primitive binary polynomials,” JSTOR on Mathematics of computation, Oct. 1973, Vol. 27, pp. 977-980.
[13] W. Millan, K. Wong, M. Wark, and E. Dawson, ”A single-chip FPGA implementation of a self-synchronous cipher,” IEEE TENCON, Speech and Image technologies for Computing and Telecommunications, Dec. 1997, Vol. 1, pp.223-226.
[14] W. T. Penzhorn, ”Correlation attacks on stream ciphers,” IEEE AFRICON 4th, Sept. 1996, Vol. 2, pp.1093-1098.
[15] 黃宣樹，”使用FPGA實現一串流加密模組之設計與驗證”，國立中央大學，民國九十二年六月。
[16] 黃凱群，”串流密碼中組合函數安全性之研究”，國立交通大學，民國九十二年五月。
[17] 劉彥廷、吳中斌、張仁俊，”遠端連線附加安全協定之設計”，明新學報，第24期，民國八十九年六月。
[18] 賴溪松、韓亮、張真誠，近代密學及其應用，松崗電腦圖書資料服份有限公司，1999。