|
Reference
[1] SeongHwan Cho; Ock, S.; Sang-Hoon Lee; Joon-Suk Lee; “A Low Power
Pipelined Analog-to-Digital Converter using Series Sampling Capacitors”,
Circuits and Systems, 2005. ISCAS 2005. IEEE International Symposium on
23-26 May 2005 Page(s):6178 – 618
[2] Miyazaki, D.; Furuta, M.; Kawahito, S.; “A 75mW 10bit 120MSample/s parallel
pipeline ADC”, Solid-State Circuits Conference, 2003. ESSCIRC ''03. Proceedings of the 29th European 16-18 Sept. 2003 Page(s):719 - 722
Digital Object Identifier 10.1109/ESSCIRC.2003.1257236
[3]Byung-Moo Min; Kim, P.; Bowman, F.W., III; Boisvert, D.M.; Aude, A.J.; “A
69-mW 10-bit 80-MSample/s Pipelined CMOS ADC”, Solid-State Circuits, IEEE Journal of Volume 38, Issue 12, Dec 2003 Page(s):2031 - 2039
Digital Object Identifier 10.1109/JSSC.2003.819166
[4]Timothy M. Hancock, Scott M. Pernia, and Adam C. Zeeb, “A Digitally Corrected
1.5-bit-per-stage Low-Power 80 MSs 10-Bit Pipelined ADC” , University of Michigan,2002.
[5]Qi Yu; Xiang-zhan Wang; Ning Ning; Lin Tang; Hong-Bin Li; Mo-hua Yang; “A
10-bit 100MSPS 0.35 /spl mu/m Si CMOS pipeline ADC”, Solid-State and Integrated Circuits Technology, 2004. Proceedings. 7th International Conference on Volume 2, 18-21 Oct. 2004 Page(s):1523 - 1525 vol.2 Digital Object Identifier 10.1109/ICSICT.2004.1436902
[6]劉憲駿，“100MHz 10位元導管式類比數位轉換器之設計”,MS Thesis,
NCTU, 2003, June
[7]呂宗憲，“適用於IEEE802.11a之管流式類比數位轉換器設計”,MS Thesis,中華
大學, 2004, July
[8]Kelvin Boo-Huat Khoo, “PROGRAMMABLE, HIGH-DYNAMIC RANGE SIGMA-DELTA A/D CONVERTERS FOR MULTISTANDARD, FULLY-INTEGRATED RF RECEIVERS”, University of California at Berkeley,1998
[9]黎慧玉 , “應用數位誤差平均技術之導管式類比數位轉換器”,2002, June.
[10]Behead Razavi, “Principles of Data Conversion System Design,” IEEE PRESS, 1995.
[11]Behead Razavi, “RF Microelectronics,” Prentice Hall, 1998
[12]Le, H.P.; Zayegh, A.; Singh, J., “A 12-bit high performance low cost pipeline ADC,” Electronics, Circuits and Systems, 2003. ICECS 2003. Proceedings of the 2003 10th IEEE International Conference on Volume 2, 14-17 Dec. 2003 Page(s):471 - 474 Vol.2 Digital Object Identifier 10.1109/ICECS.2003.1301824
[13] Waltari, M.; Sumanen, L.; Korhonen, T.; Halonen, K., “A self-calibrated pipeline ADC with 200MHz IF-sampling frontend,” Solid-State Circuits Conference, 2002. Digest of Technical Papers. ISSCC. 2002 IEEE International Volume 1, 3-7 Feb. 2002 Page(s):314 - 469 vol.1 Digital Object Identifier 10.1109/ISSCC.2002.993058
[14] Kenneth C. Dyer, Daihong Fu,Stephen H. Lewis, and Paul J. Hurst, “An Analog
Background Calibration Technique for Time-Interleaved Analog-to-Digital
Converters, IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 33, NO. 12, DECEMBER 1998
[15]鄭光偉, “A 1.0V, 10-bit CMOS Pipeline Anolog-to-Digital Converter,” National Taiwan University MS. Thesis, June 2002.
[16]黃善君, “The Design and Realization of Digital Calibration in 10-bit 10 MSPS Pipeline ADC,” National Taiwan University MS. Thesis, Jan 2001.
[17]陳麒安, “ADC for wireless Biotelemetry System,” National Taiwan University MS. Thesis, Jan 2005.
[18]David William Cline, “Noise, Speed, and Power Trade-offs in Pipelined Analog
to Digital Converters,” PHD Thesis, University of California at Berkeley
[19]Lauri Sumanen, “Pipeline Analog-to-Digital Converters for Wide-Band Wireless
Communications,” PHD Dissertation, Helsinki University of Technology, 2002
[20]Yun Chiu, “An Adaptive Filtering Platform for Digitally Calibrated A/D
Conversion,” BWRC Winter Retreat 2004, University of California, Berkeley,
Jan. 12, 2004
[21]Thomas Byunghak Cho; Paul R. Gray, “A 10 b, 20 MS/s, 35mW Pipeline AD
Converter,” IEEE JSSC vol.30, NO.3, March 1995
[22] Bilhan, E.; Estrada-Gutierrez, P.C.; Valero-Lopez, A.Y.; Maloberti, F.,
“Behavioral model of pipeline ADC by using SIMULINK(R)” Mixed-Signal
Design, 2001. SSMSD. 2001 Southwest Symposium on 25-27 Feb. 2001
Page(s):147 - 151 Digital Object Identifier 10.1109/SSMSD.2001.914955
[23] Kuyel, T., ‘Linearity testing issues of analog to digital converters,” Test
Conference, 1999. Proceedings. International 28-30 Sept. 1999 Page(s):747 - 756
Digital Object Identifier 10.1109/TEST.1999.805804
[24]Degang Chen; Zhongjun Yu; Geiger, R., “An Adaptive, Truly Background
Calibration Method for High Speed Pipeline ADC Design,”Circuits and Systems, 2005. ISCAS 2005. IEEE International Symposium on 23-26 May 2005 Page(s):6190 - 6193 Digital Object Identifier 10.1109/ISCAS.2005.1466054
[25] Yu Lin; Katyal, V.; Geiger, R.; Schlarmann, M., “kT/C Constrained
Optimization of Power in Pipeline ADCs,” Circuits and Systems, 2005. ISCAS 2005. IEEE International Symposium on 23-26 May 2005 Page(s):1968 - 1971
Digital Object Identifier 10.1109/ISCAS.2005.1465000
[26] Gines, A.J.; Peralias, E.J.; Rueda, A., “Full Calibration Digital Techniques for
Pipeline ADCs” Circuits and Systems, 2005. ISCAS 2005. IEEE International Symposium on 23-26 May 2005 Page(s):1976 - 1979 Digital Object Identifier 10.1109/ISCAS.2005.1465002
[27] Goes, J.; Vital, J.C.; Alves, L.; Ferreira, N.; Ventura, P.; Bach, E.; Franca, J.E.;
Koch, R., “A low-power 14-b 5 MS/s CMOS pipeline ADC with background analog self-calibration” Solid-State Circuits Conference, 2000. ESSCIRC ''00. Proceedings of the 26th European 19-21 Sept. 2000 Page(s):172 – 175
[28] Yun Chiu, “High-Performance Pipeline A/D Converter Design in
Deep-Submicron CMOS,” PHD dissertation, UNIVERSITY of CALIFORNIA, BERKELEY, Fall 2004
[29]陳逸民, “Digital Audio/Video Broadcasting-Standard & Receiver Signal
Processing,” 中央大學 2005/4/13
[30] Behead Razavi, “Design of Analog CMOS Integrated Circuits,” McGRAW-HILL
[31] www.maxim-ic.com
[32]David Smalley, “Equalization Concepts:A Tutorial,” Atlanta Regional
Technology Center, October 1994
[33]David Johns, “Equalization,” Course slides,University of Toronto,1997
|