|
[1] Application Note of “AN634, Pipeline ADCs Come of Age” Maxim Inc., 2000.
[2] Data sheet of “AD9887, dual interface for flat panel displays,” Analog Devices Inc., 2001.
[3] R.V.D. Plassche, “Integrated Analog-to-Digital and Digital-to-Analog Converters” Kluwer Academic Publishers, 1994
[4] B.Razavi, “Principles of Data Conversion System Design” IEEE Press 1995
[5] T. Cho and P. R. Gray, “A 10 b 20 Msamples/s, 35 mW pipeline A/D converter,” IEEE J. Solid-State Circuits, vol. 30, pp. 166–172, Mar. 1995
[6] F. Maloberti, F. Francesconi, P. Malcovati, and O. J. A. P. Nys, “Design considerations on low-voltage low-power data converters,” IEEE Trans. Circuits Syst. I, vol. 42, pp. 853–863, Nov. 1995.
[7] Yuh-Min Lin, Beomsup Kim and Paul R. Gray,” A 13-b 2.5-MHz Self-calibrated Pipelined A/D Converter in 3-μm CMOS ,” IEEE J. Solid‐State Circuits, vol. 26, no. 4, pp. 628-636, Apr. 1991
[8] S. Sutarja et al., “A 250 ks/s 1% pipelined A/D converter,” in ISSCC Dig. Tech. Papers, 1988, pp. 228-229.
[9] B.-S. Song et al., “A 12b 1 MHz capacitor error averaging pipelined A/D converter,” in ISSCC Dig. Tech. fapen, 1988, pp.226-227
[10] B.-S. Song, M. Tompsett, and K. Lakshmikumar,” A 12-bit 1-Msample/s capacitor error-averaging pipelined A/D Converter,” IEEE J. Solid‐State Circuits, vol. 23 no. 6, pp. 1324-1333, Dec. 1988
[11] Hsin-Shu Chen, Bang-Sup Song , and Kantilal Bacrania ,” A 14-b 20-MSample/s CMOS Pipelined ADC,” in ISSCC Dig. Tech. Papers, 2001
[12] Hsin-Shu Chen, Bang-Sup Song , and Kantilal Bacrania ,” A 14-b 20-MSample/s CMOS Pipelined ADC,” IEEE J. Solid‐State Circuits, vol. 36, no. 6, pp.997-1001, Jun. 2001
[13] Hsin-Shu Chen, “ High-resolution nyquist-rate analog-to-digital converter,” Ph.D. dissertation, Univ. of Illinois at Urbana-Champaign, 2001
[14] T. Matsuura, T. Nara, T.Komatsu, E. Imaizumi, T. Matsutsuru, R. Horita, H. Katsu, S. Suzumura, and K. Sato, “A 240-Mb/s 1-W CMOS EPRML read-channel LSI chip using an interleaved subranging pipeline A/D converter,” IEEE J. Solid-State Circuits, vol. 33, pp. 1840–1850, Nov. 1998.
[15] S. H. Lewis and P. R. Gray, “A pipelined 5MS/s 9-bit analog-to-digital converter,” IEEE J. Solid-State Circuits, vol. SC-22, pp. 954–961, 1987.
[16] A. N. Karanicolas, H. S. Lee, and K. L. Bacrania, “A 15-b 1-Msample/s digitally self-calibrated pipeline ADC,” IEEE J. Solid-State Circuits, vol. 28, pp. 1207–1215, Dec. 1993.
[17] S.H. Lewis, H.S. Fetterman, G. F. Gross, Jr., R. Ramchandran, and T.R. Viswanathan, “A 10–b 20-Msample/s analog-to-digital converter,” IEEE J. Solid-State Circuits, vol. 27, pp. 351-358, Mar. 1992.
[18] W.Song, H.Choi, S. Kwak, and Bang-Sup Song ,” A 10-b 20-MSample/s low-power CMOS ADC,” IEEE J. Solid‐State Circuits, vol. 30, pp.514-521, May 1995
[19] P.R. Gray and R.G.Meyer, Analysis and design of Analog Integrated Circuits, 3rd ed. New York: John Wiley & Sons, Inc., 1993
[20] M.J.M. Pelgrom, A.C.J. Duinmaijer, and A.P.G. Welbers,” Matching properties of MOS transistors,” IEEE J. Solid‐State Circuits, vol. 24, pp.1433-1400, Oct. 1989
[21] S.J.Lovett, M. Welten, A.Mathewson, and B. Mason, “ Optimizing MOS transistor mismatch,” IEEE J. Solid‐State Circuits, vol. 33, pp.147-150, Jan. 1998.
[22] M.Pelgrom et al., “Matching properties of MOS transistors”, IEEE Joumal of Solid-State Circuits, vo1.24, nos, pp1433- 1439, 1989
[23] M. Steyaert, V. Peluso, J. Bastos, P. Kinget and W. Sansen, “Custom Analog Low Power Design: The problem of low voltage and mismatch,” in Proc. IEEE 1997 Custom Integrated Circuits Conf., 1997, pp. 13.1.1-13.1.8
[24] D. J. Foley, and M. P. Flynn, “CMOS DLL-based 2-V 3.2-ps jitter 1-GHz clock synthesizer and temperature-compensated tunable oscillator,” IEEE J. Solid-State Circuits, vol. 36, no. 3, pp 417-423, March 2001.
[25] S. Kim, K. Lee, Y. Moon, D. K. Jeong, M. K. Kim, “A 960-Mb/s/pin interface for skew-tolerant bus using low jitter PLL,” IEEE Journal of Solid-state Circuits, vol. 32, no. 5, pp. 691-700, May 1997.
[26] J. G. Maneatis, “precise delay generation using coupled oscillators,” Ph. D. dissertation, Stanford University, June 1994.
[27] H.W. Ott, Noise Reduction Techniques in Electronic Systems, 2nd ed, NEW York: Yhon Wiley & Sons, Inc., 1988
[28] J. Doernberg, H. S. Lee, and D. A. Hodges, “Full-speed testing of A/D converters,” IEEE Journal of Solid-State Circuits, vol. 19,pp.820-827, Dec. 1984.
[30] Andrew M. Abo and Paul R. Gray,” A 1.5V, 10-bit, 14.3-MS/s CMOS Pipelined Analog-to-Digital Converter,” IEEE J. Solid‐State Circuits, vol. 34, no. 5, pp. 599-606, May 1999
|