|
[1] R.Warren Necoechea, ”HIGH PERFORMANCE MONOLITHIC VERNIERS FOR VLSI AUTOMATIC TEST EQUIPMENT,” Test Conference, 1992. Proceedings, International, 20-24, Sep 1992, Page(s): 422
[2] T.-i. Otsuji, ”A picosecond-accuracy, 700-MHz range, Si bipolar time interval counter LSI,” Solid-State Circuits, IEEE Journal, Volume: 28, Issue: 9, Sep 1993, Page(s): 941 -947
[3] E. R. Ruotsalainen, T. Rahkonen, J.Kostamovaara, “ A Low power CMOS time to digital converter,” Solid-State Circuits, IEEE Journal, Volume 30, Issue 9, Sept. 1995 Page(s):984 - 990
[4] P. Chen, and Shen-Iuan Liu, “A Cyclic CMOS Time-to-Digital Converter with deep sub-nanosecond resolution,” Custom Integrated Circuits, 1999. Proceedings of the IEEE 1999 16-19 May 1999 Page(s):605 - 608
[5] D.M. Santos, S.F. Dow, J.M. Flasck and M.E. Levi, ”A CMOS delay locked loop and sub-nanosecond time-to-digital converter chip,” Nuclear Science, IEEE Transactions on Volume 43, Issue 3, June 1996 Page(s):1717 - 1719
[6] P. Dudek, S. Szczepanski and J.V. Hatfield, ”A high-resolution CMOS time-to-digital converter utilizing a Vernier delay line,” Solid-State Circuits, IEEE Journal of Volume 35, Issue 2, Feb. 2000 Page(s):240 – 247
[7] R. Nutt, “Digital Time intervalometer, ” Rev. Sci. Instrum.,vol.39, no. 9, pp. 1342-1345, 1968.
[8] E. Owen, “The Elimination of offset Errors in Dual-slope Analog-to Digital Converters,” Circuits and Systems, IEEE Transactions on Volume 27, Issue 2, Feb 1980 Page(s):137 - 141
[9] A. Mutoh, S. Nitta, “Noise immunity characteristics of dual-slope integrating analog-digital converters,” Electromagnetic Compatibility, 1999 International Symposium on 17-21 May 1999 Page(s):622 - 625
[10] C. W. Sobczynski et al., “25ps resolution, 12-bit, 64 channel fastbus Time-to-Digital Converter, ” Nuclear Science, IEEE Transactions on Volume 36, Issue 1, Feb. 1989 Page(s):426 - 430
[11] M. S. Gobrics, J. Kelly, K. M. Roberts, and R. L. Summer, “A high resolution multihit time to digital converter integrated circuit,” Nuclear Science, IEEE Transactions on Volume 44, Issue 3, Part 1, June 1997 Page(s):379 - 384
[12] N. Abaskharoun, M. Hafed, and G. W. Roberts, “ Strategies for on-chip sub-nanosecond signal capture and timing measurements, ” Circuits and Systems, 2001. ISCAS 2001. The 2001 IEEE International Symposium on Volume 4, 6-9 May 2001 Page(s):174 - 177 vol. 4
[13] P. Dudek, S. Szczepanski, J. V. Hatfield, ”A high-resolution CMOS time-to- digital converter utilizing a Vernier delay line, ” Solid-State Circuits, IEEE Journal of Volume 35, Issue 2, Feb. 2000 Page(s):240 - 247
[14] A. H. Chan and G. W. Roberts, ”A deep sub-micron timing measurement circuit using a single-stage Vernier delay line,” Custom Integrated Circuits Conference, 2002. Proceedings of the IEEE 2002 12-15 May 2002 Page(s):77 - 80
[15] T. E. Rahkonen and J. T. Kostamovaara, “The use of stabilized CMOS delay line for the digitization of short time intervals, ” Solid-State Circuits, IEEE Journal of Volume 28, Issue 8, Aug. 1993 Page(s):887 - 894
[16] C. Ljuslin, J. Christiansen, A. Marchioro, and O. Klingsheim, “ An Integrated 16-channel CMOS time to digital converter, ” Nuclear Science, IEEE Transactions on Volume 41, Issue 4, Part 1-2, Aug 1994 Page(s):1104 - 110
[17] C. T. Gray, W. Liu, W. A. M. Van Noije, T. A. Hughes Js and R. K. Cavin III, “A sampling technique and its CMOS implementation with 1 Gbs bandwidth and 25 ps resolution, ” Solid-State Circuits, IEEE Journal of volume 29, Mar 2000 Page(s):340-349,
[18] J. Christiansen, “An integrated CMOS 0.15 ns digital timing generator for TDC's and clock distribution systems, ” Nuclear Science, IEEE Transactions on Volume 42, Issue 4, Part 1-2, Aug 1995 Page(s):753 - 757
[19] C. Brown, K. Feher, “Measuring Metastability and its Effect on Communication Signal Processing System, ” Instrumentation and Measurement, IEEE Transactions on Volume 46, Issue 1, Feb. 1997 Page(s):61 - 64
[20] E. Raisanen-Ruotsalainen, T. Rahkonen, J. Kostamovaara, “A 5mW Time-to-Digital Converter Based on a Stabilized CMOS Delay Line, ” Proceedings of the 38th Midwest Symposium, Circuits and Systems, vol. 1, pp. 393-396, Aug 1995.
[21] Sung-Mo Kang, Y. Leblebici, “CMOS Digital Integrated circuits analysis and design, ” Third Edition, McGraw-Hill, Inc., 2003.
[22] Poki Chen ,Shen-Iuan Liu and Jingshown Wu, ”A low power high accuracy CMOS Time-to-Digital Converter circuit and system, ” Circuits and Systems, 1997. ISCAS '97., Proceedings of 1997 IEEE International Symposium on Volume 1, 9-12 June 1997 Page(s):281 - 284 vol.1
[23] Poki Chen, Shen-Iuan Liu and Jingshown Wu, “Highly accurate cyclic CMOS Time-to-Digital Converter with extremely low power consumption, ” Electronics Letters Volume 33, Issue 10, 8 May 1997 Page(s):858 - 860
[24] Poki Chen, Shen-Luan Liu and Jingshown Wu, “A CMOS pulse-shrinking delay element for time interval measurement, ” Circuits and Systems II: Analog and Digital Signal Processing, IEEE Transactions on Volume 47, Issue 9, Sept. 2000 Page(s):954 - 958
[25] N. Abaskharoun, and G. W. Roberts, “Circuits for on-chip sub-nanosecond signal capture and characterization, ” Custom Integrated Circuits, 2001, IEEE Conference on 6-9 May 2001 Page(s):251 - 254
[26] E. Raisanen-Ruosalainen, T. Rahkonen, and J. Kostamovaara, “Time Interval Measure- ments Using Time-to-Voltage Conversion with Built-in Dual-Slope A/D Conversion, ” Proc. of ISCAS, Vol.5, pp. 2573-2576, 1991
[27] E. Raisanen-Ruosalainen, T. Rahkonen, and J. Kostamovaara, “A time digitizer with interpolation based on time-to-voltage conversion, ” Circuits and Systems, 1997. Proceedings of the 40th Midwest Symposium on Volume 1, 3-6 Aug. 1997 Page(s):197 - 200 vol.1
[28] E. Raisanen-Ruosalainen, T. Rahkonen, and J. Kostamovaara, “A BiCMOS time-to-digital converter with 30 ps resolution, ” Circuits and Systems, 1999. ISCAS '99. Proceedings of the 1999 IEEE International Symposium on Volume 1, 30 May-2 June 1999 Page(s):278 - 281 vol.1
[29] E. Raisanen-Ruosalainen, T. Rahkonen, and J. Kostamovaara, “An integrated time-to-digital converter with 30 ps single-shot precision, ” Solid-State Circuits, IEEE Journal of Volume 35, Issue 10, Oct. 2000 Page(s):1507 - 1510
[30] J. Kostamovaara, and R.Myllyla, “Time-to-digital converter with an analog interpolation circuit, ” Rev. Sci. Instrum., vol.57, pp.2880-2885,1986.
[31] B. G. Goldberg, “The evolution and maturity of fractional-N PLL synthesis,” Microwave J., vol. 39, no. 9, September 1996.
[32] V. Kaenel, D. Aebischer, C. Piguet, and E. Dijkstra, “A 320MHz, 1.5 mW 1.35 V CMOS PLL for microprocessor clock generation, ” Solid-State Circuits, IEEE Journal of Volume 31, Issue 11, Nov. 1996 Page(s):1715 - 1722
[33] Rong-Jyi Yang, Shang-Ping Chen, Shen-Iuan Liu, “A 3.125-Gb/s clock and data recovery circuit for the 10-Gbase-LX4 Ethernet, ” Solid-State Circuits, IEEE Journal of Volume 39, Issue 8, Aug. 2004 Page(s):1356 – 1360
[34] Chih-Kong Ken Yang, Ramin Farjad-Rad, Horowitz, M.A., “A 0.5-μm CMOS 4.0-Gbit/s serial link transceiver with data recovery using oversampling, ” Solid-State Circuits, IEEE Journal of Volume 33, May 1998 pp.713–722
[35] J. S. Lee, W. K. Jin, D. M. Choi, G. S. Lee, S. Kim, “A Wide Range PLL for 64X Speed CD-ROMs & 10X Speed DVD-ROMs, ” IEEE Tran., Vol. 46, pp. 487-493, Aug. 2000.
[36] H. Johnasson et al., “A Simple precharged CMOS phase frequency detector, ” Solid-State Circuits, IEEE Journal of Volume 33, Issue 2, Feb. 1998 Page(s):295 - 299
[37] Kim, K. Lee, Y. Moon, D. K. Jeong, Y. Choi and H. K. Lim, “A 960-Mb/s/pin interface for skew-tolerant bus using low jitter PLL, ” Solid-State Circuits, IEEE Journal of Volume 32, Issue 5, May 1997 Page(s):691 - 700
[38] J.G.. Maneatis, “Low-jitter process-independent DLL and PLL based on self-biased techniques, ” Solid-State Circuits, IEEE Journal of Volume 31, Issue 11, Nov. 1996 Page(s):1723 - 1732
[39] P. Larsson, “A 2-1600-MHz CMOS clock recovery PLL with low-Vdd capability, ” Solid-State Circuits, IEEE Journal of Volume 34, Issue 12, Dec. 1999 Page(s):1951 - 1960
[40] Hsiang Hui Chang, Jyh Woei Lin, Ching Yuan Yang, and Shen Iuan Liu, “A Wide-Range Delay-Locked Loop With a Fixed Latency of One Clock Cycle, ” Solid-State Circuits, IEEE Journal of Volume 37, Issue 8, Aug. 2002 Page(s):1021 - 1027
[41] Behzad Razavi, “Design of Analog CMOS Integrated Circuits, ” McGraw-Hill, 2001.
[42] N.M. Nguyen, R.G. Meyer, “Start-up and frequency stability in high-frequency oscillators, ” Solid-State Circuits, IEEE Journal of Volume 27, Issue 5, May 1992 Page(s):810 - 820
[43] Kuo-Hsing Cheng, Wei-Bin Yang, “A low power, wide operating frequency and high noise immunity half-digital phased-locked loop, ” ASIC, 2002. Proceedings. 2002 IEEE Asia-Pacific Conference on 6-8 Aug. 2002 Page(s):263 - 266
[44] J. Yuan and C. Svensson, “High-speed CMOS circuit technique, ” Solid-State Circuits, IEEE Journal of Volume 24, Issue 1, Feb. 1989 Page(s):62 - 70
[45] D. J. Allstot, ”A Precision Variable-Supply CMOS Comparator, ” Solid-State Circuits, IEEE Journal of Volume 17, Issue 6, Dec 1982 Page(s):1080 - 1087
[46] E. Allen and R. Holberg, “CMOS Analog Circuit Design second edition,” Oxford, New York, 2002.
|