|
References [1]P. Girard, “Survey of low-power testing of VLSI circuits,” IEEE Design & Test of Computer, vol. 17, Issue 3, pp. 80-90, May 2002. [2]Bonhomme, Y, Girard, P, Landrault, C, Pravossoudovitch, S, “Test power: a big issue in large SOC designs” Electronic Design, Test and Applications, 2002. Proceedings. The First IEEE International Workshop on 29-31 Jan. 2002 Page(s):447 – 449. [3] Y. Zorian, “A distributed BIST control scheme for complex VLSI devices,” Proc. 11th IEEE VLSI Test Symp., 1993, pp. 4-9. [4] V. Dabholkar, S. Chakravarty, I. Pomeranz, and S. Reddy, “Techniques for minimizing power dissipation in scan and combinational circuits during test application,” IEEE Trans. Computer-Aided Design, vol. 17, pp. 1325-1333, Dec. 1998. [5] S. Gerstendorfer and H. J. Wunderlich, “Minimized power consumption for scan-based BIST,” Proc. IEEE int’l Test Conf., 1999, pp. 77-84. [6]Girard, P, Landrault, C, Pravossoudovitch, S, Severac, D, “Reducing power consumption during test application by test vector ordering” Circuits and Systems, 1998. IEEE International Symposium on Volume 2, 31 May-3 June 1998 Page(s):296 - 299 vol.2. [7]Girard, P, Guiller, L, Landrault, C, Pravossoudovitch, S, “A test vector ordering technique for switching activity reduction during test operation” VLSI, 1999. Proceedings. Ninth Great Lakes Symposium on 4-6 March 1999 Page(s):24 - 27 [8]Bellos, M, Bakalis, D, Nikolos, D, Kavousianos, X, “Low power testing by test vector ordering with vector repetition” Quality Electronic Design, 5th International Symposium on 2004 Page(s):205 – 210. [9]Kavousianos, X, Bakalis, D, Bellos, M, Nikolos, D, “An efficient test vector ordering method for low power testing” VLSI, 2004.Proceedings. IEEE Computer society Annual Symposium on 19-20 Feb. 2004 Page(s):285 – 288. [10]Bellos, M, Bakalis, D, Nikolos, D, “Scan cell ordering for low power BIST” VLSI, 2004.Proceedings. IEEE Computer society Annual Symposium on 19-20 Feb. 2004 Page(s):281 – 284. [11]Wang-Dauh Tseng , “Minimizing Power Dissipation during Scan Test by Scan Chain Ordering”, IEEE-CDT Sept. 2005, pp. 609-617. [12]S. Wang and S. K. Gupta, “ATPG for heat dissipation minimization during test application,” Proc. IEEE Int’l Conf., Oct. 1994, pp. 250-258. [13]S. Wang and S. K. Gupta, “ATPG for heat dissipation minimization during scan testing,” Proc. 34th ACM/IEEE Design Automation Conf., July 1997, pp. 614-619. [14]TC Huang and KJ Lee, “Reduction of power consumption in scan-based circuits during test application by an input control technique,” IEEE Transaction computer AIDED DESIGN of IC and SYSTEMS, Vol.20, NO.7, JULY 2001, pp 911-917. [15]N.Nicolici, B.M.AL-Hashimi and A.C..Williams,“Minimisation of power dissipation during test application in full-scan sequential circuits using primary input freezing,” IEEE Proc.-Comput. Digit.Tech, Vol.147, NO. 5, September 2000, pp 313-322. [16]S. Wang and S. K. Gupta, “DS-LFSR: a BIST TPG for low switching activity,” IEEE Trans. Computer-Aided Design, vol. 21, pp. 842-851, July 2002. [17]Niraj Jha and Sandeep Gupta, Testing of Digital Systems, Cambridge University Press, 2003. [18]M. N. Swamy and K. Thulasiraman, Graphs, Networks, and Algorithms. New York: Wiley, 1981.
|