跳到主要內容

臺灣博碩士論文加值系統

(3.236.50.201) 您好!臺灣時間:2021/08/05 20:00
字體大小: 字級放大   字級縮小   預設字形  
回查詢結果 :::

詳目顯示

: 
twitterline
研究生:曹正寰
研究生(外文):Cheng-Huan Tsao
論文名稱:可規劃I/O控制器的功能驗證
論文名稱(外文):On the Functional Verification of Programmable I/O Controllers
指導教授:林寬仁林寬仁引用關係
指導教授(外文):Kuan-Jen Lin
學位類別:碩士
校院名稱:輔仁大學
系所名稱:電子工程學系
學門:工程學門
學類:電資工程學類
論文種類:學術論文
論文出版年:2007
畢業學年度:95
語文別:中文
論文頁數:61
中文關鍵詞:功能驗證參數領域圖
外文關鍵詞:functional verificationParameter Domain Graph
相關次數:
  • 被引用被引用:0
  • 點閱點閱:153
  • 評分評分:
  • 下載下載:16
  • 收藏至我的研究室書目清單書目收藏:0
中文摘要

可規劃I/O控制器的功能通常係由一組I/O參數來決定。這些參數儲放於I/O暫存器,使用者經由讀寫暫存器來設定其工作模式與觀察其工作狀態。在規格上,一個I/O控制器所支援功能之數目,因著參數間之衝突或限制,通常並不是所有參數設定值之乘積。因此,辨別出合於規格之參數設定值組合,係有效執行功能驗證之基礎。本論文首先提出一種語言,方便使用者描述參數間之衝突或限制。然後建立一張參數領域圖,藉以辨別出合於規格之參數設定值組合。進而輔助 (1)自動生成OVL(Open Verification Library)敘述監控測試向量是否合於規格需要,(2)自動生成e language協助使用者產生測試向量,與(3)自動生成e language協助使用者計算功能涵蓋率(functional coverage)。
ABSTRACT

A programmable I/O controller contains I/O registers through which users can configure the operation modes of the device, observe its statuses, and manage the data flow. I/O registers usually contain many I/O parameters. Different combinations of I/O parameter assignments determine various functions of the I/O controller. Although, it is possible to program an I/O controller with any combination of all parameters and all ranges, some combinations may be illegal due to parameter interdependences. In order to identify valid assignments, a so-called Parameter Domain Graph (PDG) was proposed to describe parameters and their interdependences [8]. In this thesis, we will extend its descriptive capability and avoid the use of MDD, which is required in previous work. Furthermore, based on valid assignments presented on the extended PDG, the proposed work can automatically generate (1) OVL-based assertions to check if a parameter assignment is valid, (2) e-language programs to produce test bench for valid parameter assignments and (3) e-language programs to calculate functional coverage.
中文摘要... i
英文摘要... ii
誌謝... iii
目錄... iv
表目錄... vi
圖目錄... vii
第一章、 導論... 1
1.1驗證方法... 1
1.2I/O參數和驗證... 3
1.3相關研究... 7
1.4論文目的... 8
1.5論文組織... 10
第二章、 I/O參數關係... 11
2.1參數關係... 11
2.2參數關係描述語言... 13
第三章、 參數領域圖... 24
3.1參數領域圖的特性... 24
3.2建立參數領域圖的演算法... 26
第四章、 功能驗證... 39
4.1產生OVL監看敘述(assertion)... 39
4.2建構在e-language架構下的測試輸入... 43
4.3功能涵蓋率的計算... 44
第五章、 實驗結果... 47
第六章、 結論... 58
參考文獻... 59
[1]H. D. Foster et al., Assertion-Based Design, Kluwer Academic Publishers, 2003.
[2]W. K. Lam, Hardware Design Verification: Simulation and Formal Method-Based Approaches, Prentice Hall PTR, March 2005.
[3]A. Ziv, “Cross-Product Functional Coverage Measurement with Temporal Properties-Based Assertions,” Design, Automation and Test in Europe Conference, pp. 834-839, 2003.
[4]Cadence Design Systems Inc., http://www.cadence.com/, 2007.
[5]Synopsys Inc., http://www.synopsys.com/, 2007.
[6]Accellera, “Open Verification Library Assertion Monitor Reference Manual,” v03.03.03, 2003.
[7]TransEDA Inc., http://www.transeda.com/, 2007.
[8]V. Jerinic and D. Muller, “Safe Integration of Parameterized IP,” INTEGRATION, the VLSI Journal, Vol. 37, pp. 193-221, September 2004.
[9]O. Lachish, E. Marcus, S. Ur and A. Ziv, “Hole analysis for functional coverage Data,” 39th Design Automation Conference, pp. 807-812, June 2002.
[10]S. Asaf, E. Marcus and A. Ziv, “Defining Coverage Views to Improve Functional Coverage Analysis,” 41st Design Automation Conference, pp. 41-44, 2004.
[11]S. Fine and A. Ziv, “Coverage Directed Test Generation for Functional Verification Using Bayesian Networks,” 40th Design Automation Conference, pp. 286-291, June 2003.
[12]Y. S. Kwon and C. M. Kyung, “Functional Coverage Metric Generation from Temporal Event Relation Graph,” Design, Automation and Test in Europe Conference, pp. 670-671, February 2004.
[13]C. N. J. Liu and J. Y. Jou, “An Automatic Controller Extractor for HDL Descriptions at RTL,” IEEE Design & Test of Computers, pp. 72-77, September 2000.
[14]C. N .J. Liu, C. C. Yen and J. Y. Jou, “Automatic Functional Vector Generation Using the Interacting FSM Model,” International Symposium on Quality Electronic Design, pp. 372-377, March 2001.
[15]K. T. Cheng and A. S. Krishnakumar, “Automatic Functional Test Generation Using the Extended Finite State Machine Model,” 30th Design Automation Conference, pp. 86-91, June 1993.
[16]Z. S. Andraus and K. A. Sakallah, “Automatic Abstraction and Verification of Verilog Models,” 41st Design Automation Conference, pp. 218-223, June 2004.
[17]H. A. Asaad and J. P. Hayes, “Design Verification via Simulation and Automatic Test Pattern Generation,” IEEE/ACM International Conference on Computer-Aided Design, pp. 174-180, 1995.
[18]D. M. Miller and R. Drechsler, “On the Construction of Multiple-Valued Decision Diagrams,” 32nd IEEE International Symposium on Multiple-Valued Logic, pp. 245-253, May 2002.
[19]V. Jerinic, J. Langer, U. Heinkel and D. Muller, “New Methods and Coverage Metrics for Functional Verification,” Design, Automation and Test in Europe Conference, pp. 1025-1030, March 2006.
[20]QuickLogic Inc., http://www.quicklogic.com/, 2007.
[21]W. F. Lee, Verilog Coding for Logic Synthesis, John Wiley and Sons, pp. 181-292, 2003.
[22]F. Fallah, S. Devadas and K. Keutzer, “Functional Vector Generation for HDL Models Using Linear Programming and 3-Satisfiability,” 35th Design Automation Conference, pp. 528-533, June 1998.
[23]R. Grinwald, E. Harel, M. Orgad, S. Ur and A. Ziv, ”User Defined Coverage-a Tool Supported Methodology for Design Verification,” 35th Design Automation Conference, pp. 158-163, June 1998.
[24]T. D. Givargis and F. Vahid, “Parameterized System Design,” 8th International Workshop on Hardware/Software Codesign, pp. 98-102, 2000.
[25]V. Jerinic and D. Muller, “Shrinking the Parameter Space of IP Utilizing Parameter Domains,” International Workshop on IP Based SoC Design Grenoble, France, pp. 109-113, 2002.
[26]V. Jerinic and D. Muller, “Assertion-Based Parameter Checking for IP,” System-on-chip and ASIC Design Conference, Santa Clara, January 2003.
[27]C. Luo, J. Yang, G. Gao and L. Shi, “Domain Fault Model and Coverage Metric for SoC Verification,” IEEE International Symposium on Circuits and Systems, Vol. 6, pp. 5662-5665, May 2005.
[28]C. N. Liu, “On Computer-Aided Techniques for Functional Verification of Complex Digital Designs,” Ph.D. Thesis, Department of Electrical Engineering, National Chiao Tung University, Hsin Chu, Taiwan, May 2001.
QRCODE
 
 
 
 
 
                                                                                                                                                                                                                                                                                                                                                                                                               
第一頁 上一頁 下一頁 最後一頁 top