跳到主要內容

臺灣博碩士論文加值系統

(3.236.110.106) 您好!臺灣時間:2021/07/26 01:06
字體大小: 字級放大   字級縮小   預設字形  
回查詢結果 :::

詳目顯示

我願授權國圖
: 
twitterline
研究生:朱振緯
研究生(外文):Zhen-Wei Zhu
論文名稱:基於快速傅立葉轉換之雙算術邏輯運算單元數位訊號處理器設計
論文名稱(外文):The Chip Design of FFT-Based Dual-ALU Digital Signal Processor
指導教授:吳俊德吳俊德引用關係
指導教授(外文):Gin-Der Wu
學位類別:碩士
校院名稱:國立暨南國際大學
系所名稱:電機工程學系
學門:工程學門
學類:電資工程學類
論文種類:學術論文
論文出版年:2007
畢業學年度:95
語文別:英文
論文頁數:41
中文關鍵詞:嵌入式系統雙算數邏輯運算單元管線式架構快速富利葉轉換特殊應用積體電路
外文關鍵詞:EMBEDDED SYSTEMSDual-ALUPipelinespatial application VLSI circuit of FFT
相關次數:
  • 被引用被引用:0
  • 點閱點閱:145
  • 評分評分:
  • 下載下載:0
  • 收藏至我的研究室書目清單書目收藏:0
本篇論文提出一顆可以應用於多媒體系統的數位訊號處理晶片。在該處理器中,包含了兩個核心:快速傅立葉轉換特殊積體電路與雙算術邏輯運算單元數位訊號處理器。於快速傅立葉轉換特殊積體電路中,為了降低晶片的功率消耗以及計算量,我們採用一種新的暫存器陣列方法並使用二維管線式的架構來設計。另外,雙算術邏輯運算單元數位訊號處理器方面,我們將設計雙算數邏輯運算單元,此一特殊架構,用於增快語音辨識處理功能,其可有效的將運算之工作分配給兩顆ALU,使該晶片具有平行運算能力,以加強處理數位訊號之能力。此處理器中,我們應用TSMC 0.13um 標準單元(standard cell)合成出處理器電路,處理器晶片面積約為2.8x2.8 ,工作頻率為100MHz。
This paper proposed the chip design of digital signal processer. It is composed by two cores: a low-power high performance fast fourier transform (FFT) ASIC and a dual-ALU digital signal process (DSP) processor. In the FFT processor, we proposed a novel register array based pipelined radix-2 structure to reduce power consumption and computation cycles. In the dual-ALU DSP processor, we use hardware-software co-design methodology to optimize the processor architecture and instruction set. The dual-ALU architecture provides parallel calculation capability. This novel architecture chip can reduce more power consumption and computation cycle. The processor is synthesized by TSMC 0.13um cell library. The die size is 2.8x2.8mm2. Working frequency is 100MHz.
Abstract in Chinese i
Abstract in English ii
Contents iii
List of tables v
List of figures vi
1. Introduction 1
Introduction of FFT ASIC 2
Introduction of DSP processor 4
2. Overview the Architecture of Processer 6
3. DSP Architecture 8
DSP Architecture 8
Pipeline operations 13
Address modes and instruction set 15
Address modes 15
Instruction set 17
4. FFT/IFFT Hardware Architecture 22
Algorithm 22
FFT Architecture 23
5. Implementation and Simulation Results 32
Design flow 33
Test considerations 35
Implementation results and experiment results 36
Conclusions 39
Bibliography 40
[1]S. Yuanyuan, L. Jia and L. Runsheng, “Single-chip speech recognition system based on 8051 microcontroller core”, IEEE Transactions on Consumer Electronics, vol.47, Issue: 1, pp.149-153, Feb, 2001.
[2]S. Phadke, R. Limaye, S. Verma and K. Subramanian, “On design and implementation of an embedded automatic speech recognition system”, Proceedings of the 17th International Conference on VLSI Design, 2004., pp.127-132, 2004.
[3]W. Han, K. W. Hon, C. F. Chan, T. Lee, C. S. Choy, K. P. Pun and P. C. Ching, “A real-time Chinese speech recognition IC with double mixtures”, Proceedings of the 5th International Conference on ASIC, 2003., vol. 2,
pp.926-929, Oct, 2003.
[4]F. A. Elmisery, A. H. Khalil, A. E. Salama and H. F. Hammed, “A FPGA-based HMM for a discrete Arabic speech recognition system”, Proceedings of the 15th International Conference on Microelectronics, 2003, pp.322-325, Dec, 2003.
[5]K. F. Chow, S. C. Liew and K. T. Lua, “Thin client front-end processor for distributed speech recognition”, Proceedings of the International Conference on Acoustics, Speech, and Signal Processing, vol.2, pp.29-32, April, 2003.
[6]S. J. Melnikoff, S. F. Quigley and M. J. Russell, “Implementing a simple continuous speech recognition system on an FPGA”, Proceedings of the 10th Annual IEEE Symposium on Field-Programmable Custom Computing Machines, 2002., pp.275-276, April, 2002.
[7]Y. Shingo, W. Noya, H. Noboru and M. Yoshikazu, “Scalable Architecture for Word HMM-Based Speech Recognition and VLSI Implementation in Complete System”, IEEE Transactions on Circuits and Systems I, vol. 53 , Issue:99, pp.70-77, 2006.
[8]L. R. Rabiner and B. Gold, “Theory and Application of Digital Processing.” Prentice-Hall, Inc, 1975.
[9]E. H. Wold and A. M. Despain, “Pipeline and parallel-pipeline FFT Processor for VLSI Implementation,” IEEE Trans.Comput., C-33(5):414-426, May, 1984.
[10]M. B. Bevan, “A Low-Power, High-Performance,1024-point FFT Processor,” IEEE Journal of Solid-State Circuits, vol. 34, no. 3, pp. 380-387, March, 1999.
[11]L. Jia, Y. Gao, J. Isoaho, and H. Tenhunen, “Implementation of a low power 128-point FFT Processor,” Proceedings of Fifth International conference on Solid-State and Integrated Circuit Technology, pp. 369-372, 1998.
[12]K. S. Stevens and B. W. Suter, “A mathematical approach to a low power FFT Architecture,” Proc. IEEE International Symposium on Circuits and Systems, pp. II-21-II-24, 1998.
[13]M. Hasan, T. Arslan, and J. S. Thompson, “A delay spread based low power reconfigurable FFT processor architecture for wireless receiver,” IEEE International Symposium on System-on-Chip, pp. 135-138, 2003.
[14]Yutian Zhao, Ahmet T. Erdogan, and Tughrul Arslan, “A Low-Power and Domain-Specific Reconfigurable FFT Fabric for System-on-Chip Applications,” IEEE International Symposium on Parallel and Distributed, pp. 169a-169a, April, Nov. 2005.
[15]David R. Smith, Paul D. Franzon, Verilog Styles for synthesis of digital systems, Prentice Hall inc., New Jersey, 2000.
[16]Donald E. Thomas and Philip Moorby, The Verilog Hardware Description Language, Kluwer Acadmic Publishers, 1998.
[17]Design Compiler User Guide, Synopsys, Inc. Dec 2003.
[18]Using Tcl with Synopsys tools, Synopsys, Inc. March 2003.
[19]Astro User Guide, Synopsys, Inc. Sep 2003.
[20]TurboBIST-Memory SRAM Built-In-Self-Test Generator Reference Manual, SynTest Technologies, Inc. version 1.4, Jan 2004.
[21]DFT Compiler Scan Synthesis User Guide, Synopsys, Inc. June 2003.
QRCODE
 
 
 
 
 
                                                                                                                                                                                                                                                                                                                                                                                                               
第一頁 上一頁 下一頁 最後一頁 top
無相關論文