|
[1] Hailin Jiang, Malgorzata Marek-Sadowska, and Sani R. Nassif. “Benefits and Costs of Power-Gating Technique”. In Proceedings IEEE International Conference on Computer Design, 2005. [2] Murata, Fujiyoshi, Nakatake, and Kajitani. “Rectangle-Packing Based Module Placement”. In Proceedings IEEE/ACM International Conference on Computer-Aided Design, 1995. [3] Xiaoping Tang and D.F. Wang. “FAST-SP:A Fast Algorithm for Block Placement basced on Sequence Pair”. In Proceedings IEEE Asia and South Pacific Design Automation Conference, 2001. [4] Y.-C. Chang, Y.-W. Chang, G.-M. Wu, and S. W. Wu. “B*-Trees: A new representation for non-slicing floorplans”. In Proceedings IEEE/ACM Design Automation Conference, pages 458–463, April 2000. [5] Guang-Ming Wu, Yun-Chih Chang, and Yao-Wen Chang. “Rectilinear Block Placement Using B*-Trees”. In ACM Trans. on Design Automation of Electronic Systems, April 2003. [6] S. Kirkpatrick, C.D. Gelatt, and M. P. Vecchi. “Optimization by simulated annealing”. In Science, pages 671–680, 1983. [7] Benton H. Calhoun, Frank A. Honor´e, and Anaatha P. Chandrakasan. “A Leakage Reduction Methodology for Distributed MTCMOS”. In IEEE Journal of Solid State Circuit, May 2004. [8] Vishal Khandelwal and Ankur Srivastava. “Leakage Control Through Fine-Grained Placement and Sizing of Sleep Transistors”. In Proceedings IEEE/ACM International Conference on Computer-Aided Design, 2004. [9] Anand Ramalingam, Bin Zhang, Anirudh Degan, and Daid Z. Pan. “Sleep Transistor Sizing Using Timing Criticality and Temporal Currents”. In Proceedings IEEE Asia and South Pacific Design Automation Conference, 2005. [10] Changbo Long, and Lei He. “Distributed Sleep Transistor Network for Power Reduction”. In IEEE Transactions on Very Large Scale Integration (VLSI) Systems, September 2004. [11] Pietro Babighian, Luca Benini, Alberto Macii, and Enrico Macii. “Post-Layout Leakage Power Minimization Based on Distributed Sleep Transistor Insertion”. In ProceedingsInternational Symposium on Low Power Electronics and Design, 2004. [12] Ramaprasath Vilangudipitchai and Poras T. Balsara. “Decap Aware Sleep Transistor Design”. In Proceedings of the 2004 IEEE Dallas/CAS Workshop Implementation of High Performance Circuits, pages 171–175, 2004. [13] Ramaprasath Vilangudipitchai and Poras T. Balsara. “Power Switch Network Design for MTCMOS”. In IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2005. [14] Afshin Abdollahi, Farzan Fallah, and Massoud Pedram. “An Effective Power Mode Transition Technique in MTCMOS Circuit”. In Proceedings IEEE/ACM Design Automation Conference, 2005. [15] Kaijian Shi. “Dual threshold voltages and power-gating design flows offer good results”. In EDN, February 2006. [16] Changbo Long, Jinjun Xiong, and Lei He. “On Optimal physical Synthesis of Sleep Transistors”. In Proceedings International Symposium on Physical Design, 2004. [17] Magnus Sj¨alander, Mindaugas Drazdziulis, Per Larsson-Edefors, and Henrik Eriksson. “A Low-Leakage Twin- Precision Multiplier Using Reconfigurable Power Gating”. In Proceedings Internationl Symposium on Circuits and Systems, 2005. [18] Narendra Vallepalli, YihWang, B. Zheng, Kevin Zhang, Uddalak Bhattacharya, Zhanping Chen, Fatih Hamzaoglu, Daniel Murray and Mark Bohr. “SRAM Design on 65-nm CMOS Technologh With Dynamic Sleep Transistor for Leakage Reduction”. In IEEE Journal of Solid State Circuit, December 2004. [19] http://www.cse.ucsc.edu/research/surf/gsrc/mcncbench.html. [20] Mohab Anis, Shawki Areibi, Mohamed Mahmoud and Mohamed Elmasry. “Dynamic and Leakage Power Reduction in MTCMOS Circuits Using an Automated Effcient Gate Clustering Technique”. In Proceedings IEEE/ACM Design Automation Conference, 2002.
|