臺灣博碩士論文加值系統

視訊壓縮標準的演進將以不利的角度，衝擊著視訊訊號在行動通訊中的硬體實現。這些衝擊，首當其衝的包含有硬體的成本、功率的消耗，以及視訊傳輸的雜訊干擾。因此，本論文提出一個低功率的雙模視訊解碼器來改善其面積、功率的硬體性能。本研究實現了，在一顆單晶片上面同時支援MPEG-2 SP@ML和H.264/AVC BL@L4兩種視訊解碼標準。並且具有架構可調整之特色，使其能夠降低整合的成本以及實體的運算功率消耗。除此之外，為了抵抗在行動之視訊傳輸過程中的雜訊干擾，此一視訊解碼器也將對於傳輸的通道做一個通盤的考量，以改善傳輸當中所造成的畫質損失。
細部來說，我們整合了MPEG-2和H.264/AVC當中不同的演算模組。而在這兩個不同的標準當中，我們針對反向餘弦轉換(IDCT)、去區塊雜訊率波器(Deblocking Filter)以及熵解碼器(Entropy Decoder)來作硬體的共享和合併，以試圖降低晶片的成本負擔。另外還有許多的低功率技術在本論文中詳加探討。第一，我們使用區域管線化調整(DPS)技巧以依照處裡的週期來最佳化管線化的結構。第二，我們利用三層級的記憶體階層和行像素預測(LPL)模組來實現頻寬可調式架構。如此可以改善外部的記憶體頻寬，而且也能夠減低內部記憶體的使用需求量。這樣的做法能夠比傳統設計減少51%的記憶體功率消耗。第三，一個新穎式的解碼程序可用來改善一個宏模區塊(Macroblock)的存取性能。低功率的移動補償和去區塊雜訊率波器則被提出，在不損失系統性能的情況下，能夠大大降低所需的操作頻率，以達到低功率的需求。而考慮在行動通訊系統中的視訊傳輸方面，本論文亦提出一個錯誤偵測方式，以提早並正確的偵測出錯誤的宏模區塊並且加以修補隱藏，以改善視訊的觀賞品質。實驗結果也說明在錯誤率為2.7×10-3的情況下，我們尚能夠改善1dB的畫面PSNR值。除此之外，本論文提出一個幀重新壓縮的機制。它不但能夠降低外部的幀記憶體容量，同時亦能夠支援當傳輸的視訊有錯時具有抗錯誤的特色。
最後，本論文利用0.18um 1P6M製程技術實作了一顆測試晶片，面積為15.21mm2並且在測試機台上進行量測。而測試的結果顯示，在符合行動視訊的環境之下，以QCIF為畫面大小、每秒進行15幀畫面的即時H.264/AVC以及MPEG-2的視訊解碼過程中，晶片的所需速度為1.15MHz、所外接的電壓為1-V情況下，其消耗的功率分別僅有125uW以及108uW。而此一低成本、低功耗以及抗雜訊的視訊解碼設計也正隱含，本研究結果非常適合於未來視訊訊號傳輸於行動通訊的系統當中。

Advances of video coding made an adverse impact on VLSI implementation over mobile communication systems. Those impacts mainly include area, power, and channel deterioration in the video decoding side. Therefore, this dissertation presents a low-power dual-standard video decoder to improve the area/power efficiency. It supports MPEG-2 SP@ML and H.264/AVC BL@L4 video decoding in a single chip and features a scalable architecture to reduce the required silicon area as well as power dissipation. Moreover, to combat transmission errors of video streams, this design is robust to the channel behavior for improving the subjective and objective visual quality.
Specifically, we integrate diverse algorithms of MPEG-2 and H.264/AVC to reduce silicon area. Among different standards, IDCT, deblocking filter and entropy decoder are tightly combined at algorithmic and architectural levels. Several low-power techniques are proposed. First, a domain-pipelined scalability (DPS) technique is used to optimize the pipelined structure according to the number of processing cycles. Second, bandwidth scalability is implemented via three-level memory hierarchy and line-pixel-lookahead (LPL) schemes to improve the external bandwidth and reduce the internal memory size, leading to 51% of memory power reduction compared to a conventional design. Third, a novel decoding ordering is utilized to improve the access efficiency in one macroblock. Low-power motion compensation and deblocking filter are designed to reduce the operating frequency without degrading system performance. Considering the video transmission over the mobile environments, the proposal exploits an error detection to early detect and thereby conceal corrupted macroblocks. It greatly improves the visual quality by 1dB of PSNR under the 2.7×10-3 of bit error rate. Moreover, a frame re-compression method is presented to not only lower the required memory capacity but also support error-robustness features when the corrupted portion of one frame is detected.
Finally, a test chip is fabricated in a 0.18um 1P6M CMOS process with an area of 15.21mm2 and measured via a VLSI tester. For mobile applications, H.264/AVC and MPEG-2 video decoding of quarter-common intermediate format (QCIF) sequences at 15 frames per second are achieved at 1.15MHz clock frequency with power dissipation of 125uW and 108uW respectively at 1-V supply voltage. This area-efficient, low-power and error-robust design also reveals its strong suitability for mobile communication systems.

CHAPTER 1 INTRODUCTION 17
1.1 VIDEO STANDARD INTRODUCTION 17
1.1.1 MPEG-2 19
1.1.2 H.264/AVC 20
1.1.3 Motivation of Implementation Methods 25
1.2 ORGANIZATION AND CONTRIBUTION 26
1.2.1 Low-Cost Design Issue 26
1.2.2 Low-Power Design Issue 27
1.2.3 Error-Robust Design Issue 29
CHAPTER 2 JOINT MPEG-2 AND H.264/AVC DECODER 31
2.1 BACKGROUND 31
2.2 OVERVIEW 32
2.3 SYNTAX PARSER 34
2.4 CONTEXT-ADAPTIVE VARIABLE LENGTH DECODER 35
2.4.1 Table-Merging Method 36
2.5 INTRA PREDICTION 38
2.5.1 Combined Intra/Inter Prediction 39
2.6 INVERSE DISCRETE COSINE TRANSFORM 40
2.6.1 Recursive Algorithm 42
2.6.2 Multiple Constant Multiplication 43
2.7 MOTION COMPENSATION 43
2.7.1 Hybrid MPEG-2/H.264 Interpolator Design 44
2.8 DEBLOCKING FILTER 46
2.8.1 Background 46
2.8.2 Algorithmic Preview 48
2.8.3 In/Post-loop Algorithm 50
2.8.3.1 Triple-mode decision 50
2.8.3.2 Triple pixel-in-pixel-out edge filter 52
2.8.4 Performance Evaluation 54
2.9 SUMMARY 57
CHAPTER 3 LOW-POWER DESIGN APPROACH 59
3.1 OVERVIEW 59
3.2 REDUCING PIPELINE REGISTERS 60
3.2.1 Pipeline Methodology 60
3.2.2 Domain-Pipelined Scalability 62
3.3 IMPROVING THE MEMORY HIERARCHY 66
3.3.1 Background 66
3.3.2 Content Memory 68
3.3.3 Slice Memory 69
3.3.4 Synchronous DRAM 72
3.3.5 Line-Pixel-Lookahead Method 74
3.3.6 Performance Evaluation 77
3.3.6.1 Miss rate analysis 77
3.3.6.2 Memory power modeling 79
3.4 ELIMINATING MEMORY ACCESS TIMES 83
3.4.1 1×4 and 4×1 Decoding Ordering 83
3.4.2 Motion Compensation 85
3.4.2.1 Horizontal-switch technique 85
3.4.2.2 Efficient Memory Interface 87
3.4.3 Deblocking Filter 88
3.4.3.1 Hybrid Filtering Schedule 89
3.4.3.2 Cycle Analysis 93
3.4.4 Performance Evaluation 97
3.5 SUMMARY 98
CHAPTER 4 ERROR-ROBUST DESIGN APPROACH 100
4.1 BACKGROUND 100
4.2 DESIGN CHALLENGES 101
4.2.1 System Highlights 102
4.3 SOFT CAVLC DECODER 104
4.3.1 Soft Decoding Concept 104
4.3.2 Soft VLC Decoding with Error Detection 104
4.3.3 Decoding Architecture 108
4.3.3.1 Code-Word Partitioning 111
4.3.3.2 Fully-Parallel Design 112
4.3.4 Performance Evaluation 114
4.4 ERROR-CONCEALED DEBLOCKING FILTER 117
4.4.1 Design Background 117
4.4.2 Error-Concealed Deblocking Filter (ECDF) 119
4.4.2.1 Edge Detection 120
4.4.2.2 Replacement 120
4.4.2.3 Concealed Strength 121
4.4.3 Performance Evaluations 122
4.5 EMBEDDED COMPRESSOR/DE-COMPRESSOR 123
4.5.1 Literature Reviews 123
4.5.2 Power-Aware and Error-Robust Features 125
4.5.2.1 Power Awareness by Least Significant Bit (LSB) Truncation/Insertion 126
4.5.2.2 Error Robustness by Erroneous Skipping/Padding 128
4.5.3 New Compressor/De-compressor for H.264/AVC 130
4.5.3.1 DPCM and Scanning Pattern Control 131
4.5.3.2 Truncated Huffman Tables 133
4.5.4 Virtual-to-Physical Address Mapping Technique 134
4.5.5 Performance Evaluation 135
4.6 SUMMARY 139
CHAPTER 5 IMPLEMENTATION RESULTS 141
5.1 DESIGN FLOW 141
5.2 CHIP SPECIFICATION 144
5.2.1 Supply Voltage Scaling 147
5.3 COMPARISON WITH RELATED WORKS 149
CHAPTER 6 CONCLUSIONS AND FUTURE WORKS 152
6.1 CONCLUSIONS 152
6.1.1 Dual-Mode Video Decoder for Multi-Standard Requirements 152
6.1.2 Low-Power Implementation for Portable Devices 153
6.1.3 Improved Visual Quality over Mobile Environments 153
6.2 FUTURE WORKS 154
6.2.1 Frame Re-compression Algorithm 154
6.2.2 Joint Source and Channel Design (JSCD) 155
6.2.3 Scalable Video Coding (SVC) 157
6.2.4 Multi-view Video Coding (MVC) 157
6.2.4.1 View Interpolation Prediction 160
6.2.4.2 Illumination Compensation 161
BIBLIOGRAPHY 162

[1] ISO/IEC JTC1, “Coding of moving pictures and associated audio for digital storage media at up to about 1,5 Mbit/s -- Part 2: Video,” ISO/IEC 11172 (MPEG-1), 1993.
[2] ITU-T and ISO/IEC JTC 1, “Generic coding of moving pictures and associated audio information – Part 2: Video,” ITU-T Rec. H.262 – ISO/IEC 13818-2 (MPEG-2), Nov. 1994.
[3] ISO/IEC JTC1, “Coding of audio-visual objects – Part 2: Visual,” ISO/IEC 14496-2 (MPEG-4 Part 2), Apr. 1999.
[4] ITU-T, “Video codec for audiovisual services at p×64 kbits/s,” ITU-T Rec. H.261 v1: Nov 1990, v2: Mar. 1993.
[5] ITU-T, “Video coding for low bit rate communication,” ITU-T Rec. H.263 v1: Nov. 1995, v2: Jan 1998, v3: Nov. 2000.
[6] Draft ITU-T Recommendation and Final Draft International Standard of Joint Video Specification (ITU-T Rec. H.264 | ISO/IEC 14496-10 AVC), May. 2003.
[7] Audio Video coding Standard Workgroup of China (AVS), http://www.avs.org.cn/en/
[8] S. Srinivasan, P. Hsu, T. Holcomb, K. Mukerjee, S. L. Regunathan, B. Lin, J. Liang, M. C. Lee and J. Ribas-Corbera, “Windows Media Video 9: overview and applications”, Signal Processing: Image Communication 19, pp. 851–875, 2004.
[9] T. Sikora, “Trends and Perspectives in Image and Video Coding,” Proceedings of the IEEE, vol. 93, no. 1, pp. 6–17, Jan. 2005.
[10] B. G. Haskell, A. Puri, and A. N. Netravali, “Digital Video: An Introduction to MPEG-2,” Digital Multimedia Standards Series, London, U.K.: Chapman & Hall, 1997.
[11] P. N. Tudor, “MPEG-2 video compression,” Electronics & Communication Engineering Journal, pp. 257–264, Dec. 1995.
[12] Gary J. Sullivan and T. Wiegand, “Video Compression – From Concepts to the H.264/AVC Standard,” Proceedings of the IEEE, vol. 93, no. 1, pp. 18–31, Jan. 2005.
[13] V. Lappalainen, A. Hallapuro, and T. D. Hamalainen, “Optimized Implementation of Emerging H.26L Video Decoder on Pentium III,” in Proc. 5th WSES, July 2001.
[14] V. Iverson, J. McVeigh and B. Reese, “Real-time H.24-AVC codec on Intel architectures,” IEEE International Conference on Image Processing (ICIP’04), vol. 2, pp. 757–760, Oct. 2004
[15] K. Ramkishor and V. Gunashree, “Real Time Implementation of MPEG-4 Video Decoder on ARM7TDMI,” in Proc. IEEE International Symposium on Intelligent Multimedia, Video, and Speech Processing, pp. 522–526, May 2001.
[16] M.-H. Zhou and R. Tallurt, “DSP-Based Real Time Video Decoding,” in Proc. IEEE International Conference on Consumer Electronics, pp. 296–297, 1999.
[17] L. Bolcioni, M. Borgatti, M. Felici, R. Rambaldi, and R. Guerrieri, “A Low-Power, Voice-Controlled, H.263 Video Decoder for Portable Applications,” IEEE Journal of Solid-State Circuits, vol. 33, no. 11, pp. 1810–1819, Nov. 1998.
[18] ftp://ftp.lis.e-technik.tu muenchen.de/pub/iprof/, “Iprof ftp server”.
[19] T.-C. Chen, C.-J. Lian and L.-G. Chen, “Hardware architecture design of an H.264/AVC video codec,” IEEE Asia and South Pacific Conference on Design Automation, pp. 750–757, Jan. 2006.
[20] M. Takahashi et al., “A 60-mW MPEG4 Video Codec Using Clustered Voltage Scaling with Variable Supply-Voltage Scheme,” IEEE Journal of Solid-State Circuits, vol. 33, no. 11, pp. 1772–1780, Nov. 1998.
[21] T. Hashimoto et al., “A 27-MHz/54-MHz 11-mW MPEG-4 Video Decoder LSI for Mobile Applications,” IEEE Journal of Solid-State Circuits, vol. 37, no. 11, pp. 1574–1581, Nov. 2002.
[22] C.-C. Lin, J.-I. Guo, H.-C. Chang, Y.-C. Yang, J.-W. Chen, M.-C. Tsai and J.-S. Wang, “A 160kGate 4.5kB SRAM H.264 Video Decoder for HDTV Applications,” in ISSCC Dig. Tech. Papers, pp. 406–407, 662, Feb. 2006.
[23] T.-M. Liu, T.-A. Lin, S.-Z. Wang, W.-P. Lee, K.-C. Hou, J.-Y. Yang and C.-Y. Lee, “A 125-μW, Fully Scalable MPEG-2 and H.264/AVC Video Decoder for Mobile Applications,” ISSCC Dig. of Tech. Papers, pp. 402–403, Feb. 2006.
[24] S.-M. Sun, T.-M. Liu and C.-Y. Lee, “A Self-Grouping and Table-Merging Algorithm for VLC-Based Video Decoding System,” IEEE Asia-Pacific Conference on Circuits and Systems (APCCAS’06), pp. 1568–1572, Dec. 2006.
[25] C.-H. Li, C.-C. Chen, W.-C. Su, M.-J. Wang, W.-H. Peng, G.-G. Lee and T. Chiang, “An Unified Systolic Architecture for Combined Inter and Intra Predictions in H.264/AVC Decoder,” International Conference on Communications and Mobile Computing, pp. 73–78, July 2006.
[26] J.-H. Park, S.-H. Lee, K.-S. Lim, J.-H. Kim, S. Kim, “A Flexible Transform Processor Architecture for multi-CODECs (JPEG, MPEG-2, 4 and H.264),” IEEE International Symposium on Circuits and Systems (ISCAS’06), pp. 5347–5350, May 2006.
[27] “IEEE Standard Specifications for the Implementation of 8×8 Inverse Discrete Cosine Transform,” IEEE Std. 1180-1990, Dec. 1990.
[28] Hsieh S. Hou, “A Fast Recursive Algorithm for Computing the Discrete Cosine Transform,” IEEE Trans. Acoustics, Speech, and Sig. Processing, vol. 35, no. 10, pp. 1455–1461, Oct. 1987.
[29] M. Potkonjak, M.-B. Srivastava, and A.-P. Chandrakasan, “Multiple constant multiplications: efficient and versatile framework and algorithms for exploring common subexpression elimination,” IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, Vol. 15, Issue 2, pp. 151–165, Feb. 1996.
[30] S.-Z. Wang, T.-A. Lin, T.-M. Liu and C.-Y. Lee, “A New Motion Compensation Design for H.264/AVC Decoder,” IEEE International Symposium on Circuit and System (ISCAS’05), pp. 4558–4561, May 2005.
[31] P. List, A. Joch, J. Lainema, G. Bjontegaard and M. Karczewicz, “Adaptive Deblocking Filter,” IEEE Trans. on Circuits and Systems for Video Technology, Vol. 13, pp. 614–619, July 2003.
[32] S.-D. Kim, J. Yi, H.-M. Kim and J.-B. Ra, “A Deblocking Filter with Two Separate Modes in Block-based Video Coding,” IEEE Trans. on Circuits and Systems for Video Technology, Vol. 9, Issue: 1, pp. 156–160, Feb. 1999.
[33] A. Kaup, “Reduction of ringing noise in transform image coding using simple adaptive filter,” IEEE Electronics Letters, Vol. 34, Issue: 22, pp. 2110–2112, 29 Oct. 1998.
[34] X. Sun, F. Wu, S. Li and W. Gao, “In-Loop Deblocking Filter for Block-based Video Coding,” IEEE International Conference on Signal Processing, Vol. 1, pp. 33–36, Aug. 2002.
[35] Y.-L. Lee and H.-W. Park, “Loop-filtering and Post-filtering for Low Bit-rates Moving Picture Coding”, IEEE International Conference on Image Processing, Vol. 1, pp. 94–98, 1999.
[36] M.-C. Hong, “An efficient loop/post filter to reduce annoying artifacts of H.26L video coder”, IEEE International Conference on Consumer Electronics, pp. 240–241, June 2000.
[37] Srinivasan et al., “IN-LOOP DEBLOCKING FILTER,” United State Patent Application Publication, Pub. No.: US 2005/0013494 A1, Jan. 20, 2005.
[38] ISO/IEC 14496-2:2001, “Information Technology – Generic Coding of Audio-Visual Object Part 2: Visual”, 3rd Ed. Annex F.3 – Post processing for coding noise reduction, Mar. 2003.
[39] Draft ITU-T Recommendation H.263 Annex J – Deblocking Filter Mode, Jan. 1998.
[40] Y.-W. Huang, B.-Y. Hsieh, T.-C. Chen and L.-G. Chen, “Analysis, Fast Algorithm, and VLSI Architecture Design for H.264/AVC Intra Frame Coder,” IEEE Trans. on Circuits and Systems for Video Technology, pp. 378–401, March 2005.
[41] S.-H. Wang et al., “A Platform-based MPEG-4 Advanced Video Coding (AVC) Decoder with Block Level Pipelining,” IEEE Int. Conf. on Joint Conference, pp. 15–18, Dec. 2003.
[42] H.-Y. Kang, K.-A. Jeong, J.-Y. Bae, Y.-S. Lee and S.-H. Lee, “MPEG4 AVC/H.264 Decoder with Scalable Bus Architecture and Dual Memory Controller,” IEEE Int. Symp. on Circuits and Systems, pp. II-145–II-148, May 2004.
[43] T.-M. Liu, T.-A. Lin, S.-Z. Wang, W.-P. Lee, K.-C. Hou, J.-Y. Yang and C.-Y. Lee, “An 865-μW H.264/AVC Video Decoder for Mobile Applications,” IEEE Asian Solid-State Circuit Conference (A-SSCC’05), pp. 301–304, Nov. 2005.
[44] M. Toyokura et al., “A Video DSP with a Macroblock-Level-Pipeline and a SIMD Type Vector-Pipeline Architecture for MPEG-2 CODEC,” IEEE Journal of Solid-State Circuits, pp. 1474–1481, Dec. 1994.
[45] T.-M. Liu and C.-Y. Lee, “Memory-Hierarchy-Based Power Reduction for H.264/AVC Video Decoder,” IEEE International Symposium on VLSI International Symposium on Design, Automation and Test (VLSI-DAT'06), pp. 247–250, April 2006.
[46] S. Wuytack et al., “Formalized Methodology for Data Reuse Exploration for Low-Power Hierarchical Memory Mappings”, IEEE Transactions on VLSI System, Vol. 6, No. 4, pp. 529–537, Dec. 1998.
[47] MicronR Technology Inc. MT48LC2M32B2 64Mb SDRAM. [Online Available]: http://www.micron.com/products/dram/
[48] Y. Hu, A. Simpson, K. McAdoo, and J. Cush, “A high definition H.264/AVC hardware video decoder core for multimedia SoC’s,” in Proc.of Int. Symposium on Consumer Electronics (ISCE’04), pp. 385-389, 2004.
[49] T.-W. Chen, Y.-W. Huang, T.-C. Chen, Y.-H. Chen, C.-Y. Tsai and L.-G. Chen, “Architecture Design of H.264/AVC Decoder with Hybrid Task Pipelining for High Definition Videos,” IEEE International Symposium on Circuit and System (ISCAS’05), pp. 2931–2034, May 2005.
[50] J. M. Rabaey, M. Pedram. “Low Power Design Methodologies”, Kluwer Academic Publishers 1995.
[51] N. D. Zervas, K. Masselo, O. G. Koufopavlou, C. E. Goutis, “Power Exploration of Multimedia Applications Realization on Embedded Cores”, IEEE International Symposium on Circuits and Systems, Vol. 4, pp. 378–381, June 1999.
[52] MicronR Technology Inc. The MicronR System-Power Calculator: SDRAM. [Online Available]: http://www.micron. com/products/dram/syscalc.html
[53] MicronR Technology Inc., Mobile DRAM, [Online Available]: http://www.micron. com/products/mobiledram
[54] T. Kirihata, et al., “A 14-ns 14-Mb CMOS DRAM with 300-mW active power,” IEEE Journal of Solid-State Circuits, Vol. 27, Issue 9, pp. 1222–1228, Sept. 1992.
[55] H. J. Oh, et al., “High-density low-power-operating DRAM device adopting 6F2 cell scheme with novel S-RCAT structure on 80nm feature size and beyond,” in Proceedings of 35th European Solid-State Device Research Conference (ESSDERC’05), pp. 177–180, Sept. 2005.
[56] J. W. Park, et al., “Performance characteristics of SOI DRAM for low-power application,” IEEE Journal of Solid-State Circuits, Vol. 34, Issue 11, pp. 1446–1453, Sept. 1999.
[57] Intel Corp., IntelR VTune Performance Analyzer, [Online Available]: http://www.intel. com/software/products/vtune/
[58] M. Horowitz, A. Joch, F. Kossentini and A. Hallapuro, “H.264/AVC Baseline Profile Decoder Complexity Analysis,” IEEE Transactions on Circuits and System for Video Technology, Vol. 13, No. 7, pp. 704–716, July 2003.
[59] T.-A. Lin, S.-Z. Wang, T.-M. Liu and C.-Y. Lee, “An H.264/AVC Decoder with 4×4-Block Level Pipeline,” IEEE International Symposium on Circuits and Systems, pp. 1810–1013, May 2005.
[60] B. Sheng, W. Gao and D. Wu, “An Implemented Architecture of Deblocking Filter for H.264/AVC”, IEEE International Conference on Image Processing, Vol. 1, pp. 665–668, Oct. 2004.
[61] Y.-W. Huang, T.-W. Chen, B.-Y. Hsieh, T.-C. Wang, T.-H. Chang and L.-G. Chen, “Architecture Design for Deblocking Filter in H.264/JVT/AVC,” IEEE International Conference on Multimedia and Expo. (ICME’03), Vol. 1, pp. I–693–696, July 2003.
[62] S.-C. Chang, W.-H. Peng, S.-H. Wang and T. Chiang, “A platform based bus-interleaved architecture for de-blocking filter in H.264/MPEG-4 AVC,” IEEE Transaction on Consumer Electronics, Vol. 51, Issue: 1, pp. 249–255, Feb. 2005.
[63] M. Bystrom, S. Kaiser and A. Kopansky, “Soft Source Decoding With Applications,” IEEE Transactions on Circuits and System for Video Technology, Vol. 11, No. 10, pp. 1108–1120, Oct. 2001.
[64] J. Hagenauer and P. Hoeher, “A viterbi algorithm with soft-decision outputs and its applications,” in Proc. IEEE GLOBECOM, pp. 1680–1686, Nov. 1989.
[65] M. Park and D. Miller, “Improved joint source-channel decoding for variable-length encoded data using soft decisions and MMSE estimation,” in Proc. IEEE Data Compression Conference, pp. 544, Mar. 1999.
[66] R. Bauer and J. Hagenauer, “Iterative source/channel-decoding using reversible variable length codes,” in Proc. IEEE Data Compression Conference, pp. 93–102, Mar. 2000.
[67] V. B. Balakirsky, “Joint source-channel coding with variable length codes,” in Proc. of IEEE International Symposium on Information Technology, pp. 419, July 1997.
[68] C. Lamy and O. Pothier, “Reduced complexity Maximum A Posteriori decoding of variable-length codes,” GLOBECOM ‘01, vol.2, pp.25–29, Nov. 2001.
[69] L. Perros-Meilhac and C. Lamy, “Huffman tree based metric derivation for a low-complexity sequential soft VLC decoding,” in Proc. of International Conference on Communications, pp. 783–787, vol. 2, Apr. 2002.
[70] Q. Chen and K. P. Subbalakshmi, “Joint Source-Channel Decoding for MPEG-4 Video Transmission over Wireless Channels,” IEEE Journal on Selected Areas in Communications, vol. 21, pp. 1780–1789, Dec. 2003.
[71] T.-M. Liu, S.-Z. Wang, B.-J. Shieh and C.-Y. Lee, “A New Soft Variable Length Decoder for Wireless Video Transmission,” IEEE Transactions on Circuits and System for Video Technology, vol. 17, no. 2, pp. 224–236, Feb. 2007.
[72] Y. Wang, S. Wenger, J. Wen and A. K. Katsaggelos, “Error resilient video coding techniques,” IEEE Signal Processing Magazine, vol. 17, no. 4, pp. 61–82, July 2000.
[73] D.-W. Redmill and Nick G. Kingsbury, “The EREC: An error-resilient technique for coding variable-length blocks of data,” IEEE Trans. on Image Processing, vol. 5, no. 4, pp. 565–574, April 1996.
[74] M. Chen, Y. He and R. L. Lagendijk, “A Fragile Watermark Error Detection Scheme for Wireless Video Communications,” IEEE Transaction on Multimedia, vol. 7, no. 2, pp. 210–211, April 2005.
[75] E. Khan, S. Lehmann, H. Gunji and M. Ghanbari, “Iterative Error Detection and Correction of H.263 Coded Video for Wireless Networks,” IEEE Transactions on Circuits and System for Video Technology, vol. 14, no. 12, pp. 1294–1307, Dec. 2004.
[76] H.-C. Shyu and J.-J. Leou, “Detection and Concealment of Transmission Errors in MPEG-2 Images—A Genetic Algorithm Approach,” IEEE Transactions on Circuits and System for Video Technology, vol. 9, no. 6, pp. 937–948, Sept. 1999.
[77] S. Shirani, F. Kossentini and R. Ward. “Error Concealment Methods, A Comparative Study.” IEEE Canadian Conference on Electrical and Computer Engineering, vol. 2, pp. 835–840, 1999.
[78] D. A. Huffman, “A method for the construction of minimum-redundancy codes”, in Proc. IRE, vol. 40, pp. 1098–1101, Sept. 1952.
[79] B. Sklar, “Raleigh fading channels in mobile digital communication systems, part I: Characterization,” IEEE Communications Magazine, vol. 35, no. 9, pp. 90–100, Sep. 1997.
[80] Y.-L. Tung, H.-C. Shu and J.-J. Leou, “An Error Detection and Concealment Scheme for H.264 Video Transmission,” IEEE International Conference on Multimedia and Expo. (ICME’04), pp. 1735–1738, 2004.
[81] H. Shim, N. Chang and M. Pedram, “A compressed frame buffer to reduce display power consumption in mobile systems,” in Proceedings of ASP-DAC 2004, pp. 819–824, Jan. 2004.
[82] Y. Yabe et al., “Compression/decompression DRAM for unified memory systems: a 16 Mb, 200 MHz, 90% to 50% graphics-bandwidth reduction prototype,” in ISSCC Dig. Tech. Papers, pp. 342–343, 462, Feb. 1998.
[83] Y. Joo, Y. Choi, H. Shim, “Energy exploration and reduction of SDRAM memory systems,” IEEE/ACM Design Automation Conference, pp. 892–897, June 2002.
[84] T.-Y. Lee, “A New Frame-Recompression Algorithm and its Hardware Design for MPEG-2 Video Decoders,” IEEE Transactions on Circuits and System for Video Technology, vol. 13, no. 6, pp. 529–534, June 2003.
[85] P.H.N. de With, P.H. Frencken and M. Schaar-Mitrea, “An MPEG decoder with embedded compression for memory reduction,” IEEE Transaction on Consumer Electronics, vol. 44, no. 3, pp. 545–555, Aug. 1998.
[86] T.-C. Chen, Y.-H. Chen, K.-C. Wu and L.-G. Chen, “Hybrid-mode embedded compression for H.264/AVC video coding system,” International Symposium on Intelligent Signal Processing and Communication Systems, pp. 257–260, Dec. 2005.
[87] C.-C. Cheng , P.-C. Tseng, C.-T. Huang and L.-G. Chen, “Multi-Mode Embedded Compression Codec Engine for Power-Aware Video Coding System,” IEEE Workshop on Signal Processing Systems Design and Implementation, pp. 532–537, Nov. 2005.
[88] Jiangtao Wen and Villasenor, J., “Soft-input soft-output decoding of variable length codes,” IEEE Transactions on Communications, vol. 50, no. 5, pp. 689–692, May 2002.
[89] T.-M. Liu and C.-Y. Lee, “An Improved Soft-Input CAVLC Decoder for Mobile Communication Applications,” IEEE Asia-Pacific Conference on Circuits and Systems (APCCAS’06), pp. 583–586, Dec. 2006.
[90] J. Hagenauer, “Rate-Compatible Puncture Convolutional Codes (RCPC Codes) and their applications”, IEEE Trans. on Communications, vol. 36, no. 4, pp. 389–400, April 1988.
[91] Larzon et al., “The Lightweight User Datagram Protocol (UDP-Lite)”, RFC 3828, July 2004.
[92] M. Friebe and A. Kaup, “3D-Deblocking for Error Concealment in Block-based Video Decoding Systems,” Picture Coding Symposium, April 2006.
[93] S.-C. Hsia, “An Edge-Oriented Spatial Interpolation for Consecutive Block Error Concealment,” IEEE Signal Processing Letters, vol. 11, no. 6, pp. 577–580, June 2004.
[94] R. Zhang, Y. Zhou and X. Huang, “Content-Adaptive Spatial Error Concealment for Video Communication,” IEEE Transactions on Consumer Electronics, vol. 50, no. 1, pp. 335–341, Feb. 2004.
[95] J.-W. Suh, Y.-S. Ho, “Error Concealment based on Directional Interpolation,” IEEE Trans. on Consumer Electronics, vol. 43, no. 3, pp. 295–302, Aug. 1997.
[96] L. D. Soares, F. Pereira, “Temporal shape error concealment by global motion compensation with local refinement,” IEEE Transactions on Image Processing, vol. 15, no. 6, pp. 1331–1348, June 2006.
[97] Y.-L. Huang and H.-Y. Lien, “Temporal error concealment for MPEG coded video using a self-organizing map,” IEEE Transactions on Consumer Electronics, vol. 52, no. 2, pp. 676–681, May 2006.
[98] M.-J. Chen, C.-S. Chen and M.-C. Chi, “Temporal error concealment algorithm by recursive block-matching principle,” IEEE Transactions on Circuits and Systems for Video Technology, vol. 15, no. 11, pp. 1385–1393, Nov. 2005.
[99] M. Bhardwaj, R. Min, A. Chandrakasan, “Quantifying and Enhancing Power-Awareness of VLSI Systems,” IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 9, no. 6, pp. 757–772, Dec. 2001.
[100] A. Bourge and J. Jung, “Low-power H.264 decoder with graceful degradation,” Visual Communications and Image Processing 2004, vol. 5308, pp. 372–383, Jan. 2004.
[101] N. Jayant, “Signal compression: technology targets and research directions,” IEEE J. Select. Areas Communications, vol. 10, pp. 314–323, June 1992.
[102] A. Said and W. A. Pearlman, “A new, fast, and efficient image codec based on set partitioning in hierarchical trees,” IEEE Transactions on Circuits and Systems for Video Technology, vol. 6, no. 3, pp. 243–250, June 1996.
[103] C.-K. Chan and L.-M. Cheng, “Hiding Data in. Images by Simple LSB Substitution,” Pattern. Recognition, vol. 37, no. 3, pp. 469–474, 2004.
[104] D. Pau et al., “MPEG-2 Decoding with a Reduced RAM Requisite by ADPCM Recompression before Storing MPEG Decompressed Data,” U.S. patent 5 838 597, Nov. 17, 1998.
[105] S. J. Choi, J. G. Kim, H. Y. Lyu, and H. S. Park, “Frame memory reduction for MPEG-2/DTV video decoding,” in Proc. Int. Workshop on HDTV’98, pp. 293–300, 1998.
[106] Dynalith System, “iPROVE (Intelligent PROtotype Verification Engine): A block design and verification platform,” White Paper, ver. 0.20, June 2003.
[107] R. Gonzalez and R. Woods, “Digital Image Processing,” Addison Wesley, pp 414–428, 1992.
[108] J. Canny, “A Computational Approach to Edge Detection,” IEEE Transactions on Pattern Analysis and Machine Intelligence, vol. 8, no. 6, pp 679–698, Nov. 1986.
[109] R. Brodersen, A. Chandrakasan, and S. Sheng, “Design techniques for portable systems,” in ISSCC Dig. Tech. Papers, pp. 168–169, Feb. 1993.
[110] M. Kakumu, “Process and device technologies of CMOS devices for low-voltage operations,” IEICE Trans. Electronics, vol. E76-C, pp. 672–680, May 1993.
[111] M. Takahashi, et al., “A 60-mW MPEG4 Video Codec Using Clustered Voltage Scaling with Variable Supply-Voltage Scheme,” IEEE Journal of Solid-State Circuits, vol. 33, no. 11, pp 1772–1780, Nov. 1998.
[112] T. Fujiyoshi, et al., “A 63-mW H.264/MPEG-4 Audio/Visual Codec LSI With Module-Wise Dynamic Voltage/Frequency Scaling,” IEEE Journal of Solid-State Circuits, vol. 41, no. 1, pp. 54–62, Jan. 2006.
[113] T. Kirihata, et al., “A 14-ns 14-Mb CMOS DRAM with 300-mW active power,” IEEE Journal of Solid-State Circuits, vol. 27, no. 9, pp. 1222–1228, Sept. 1992.
[114] H. J. Oh, et al., “High-density low-power-operating DRAM device adopting 6F2 cell scheme with novel S-RCAT structure on 80nm feature size and beyond,” in Proceedings of 35th European Solid-State Device Research Conference (ESSDERC’05), pp. 177–180, Sept. 2005.
[115] J.-W. Park, et al., “Performance characteristics of SOI DRAM for low-power application,” IEEE Journal of Solid-State Circuits, vol. 34, no. 11, pp. 1446–1453, Sept. 1999.
[116] H. Yamauchi, et al., “A 0.8W HDTV Video Processor with Simultaneous Decoding of Two MPEG-2-MP@HL Streams and Capable of 30frames/s Reverse Playback,” ISSCC Digest of Technical Papers, pp. 372–474, Feb. 2002.
[117] Y.-L. Lee, K.-H. Han, G. J. Sullivan, “Improved Lossless Intra Coding for H.264/MPEG-4 AVC,” IEEE Trans. on Image Processing, vol. 15, no. 9, pp. 2610–2615, Sept. 2006.
[118] J.-H. Nam, et al., “Lossless Video Coding Based on Selective Residual DPCM,” Picture Coding Symposium, April 2006.
[119] C. E. Shannon, “A mathematical theory of communication”, Bell Syst. Tech. J., vol. 27, pp. 379-423-623-656, 1948.
[120] S. Vembu, S. Verdu, and Y. Steinberg, “The source channel theorem revisited”, IEEE Trans. on Inform. Theory, vol. 41, pp. 44–54, Jan. 1995.
[121] H. Schwarz, D. Marpe and T. Wiegand, “Overview of the Scalable Video Coding Standard,” invited for special issue in IEEE Trans. on Circuits and Systems for Video Tech., March 2007.
[122] A. Eleftheriadis, O. Shapiro, and T. Wiegand, “Video conferencing using SVC,” invited for special issue in IEEE Trans. on Circuits and Systems for Video Tech., March 2007.
[123] R. Cazoulat, A. Graffunder, A. Hutter, and M. Wien, “Real-time system for adaptive video streaming based on SVC,” invited for special issue in IEEE Trans. on Circuits and Systems for Video Tech., March 2007.
[124] S. Pateux, Y.-K. Wang, M. Hannuksela, and A. Eleftheriadis, “System and transport interface of the emerging SVC standard,” invited for special issue in IEEE Trans. on Circuits and Systems for Video Tech., March 2007.
[125] S. Wenger and T. Schierl, “RTP payload for SVC,” invited for special issue in IEEE Trans. on Circuits and Systems for Video Tech., March 2007.
[126] ISO/IEC JTC1/SC29/WG11, “Introduction to Multi-View Video Coding,” MPEG Document N7328, 2005.
[127] M. Tanimoto, “Free Viewpoint Television - FTV”, Proc. PCS 2004, Picture Coding Symposium, Dec. 2004.
[128] W. Matusik, H. Pfister, “3D TV: A Scalable System for Real-Time Acquistion, Transmission and Autostereoscopic Display of Dynamic Scenes”, ACM Transactions on Graphics (TOG) SIGGRAPH, ISSN: 0730-0301, vol. 23, no. 3, pp. 814–824, Aug. 2004.
[129] W. Matusik, H. Pfister, Mitsubishi Electric Research Laboratories, Cambridge, MA. [Online Available]: http://people.csail.mit.edu/wojciech/3DTV/3DTV.wmv
[130] K. Mueller, P. Merkle, H. Schwarz, T. Hinz, A. Smolic, T. Oelbaum, T. Wiegand, “Muli-view Video Coding Based on H.264/MPEG4-AVC Using Hierarchical B Pictures,” Picture Coding Symposium, April 2006.
[131] S. Pastoor, “3D-television: A survey of recent research results on subjective requirements,” Signal Process.: Image Commun., vol. 4, no. 1, pp. 21–32, Nov. 1991.
[132] S. E. Chen and L. Williams, “View interpolation for image synthesis,” in Proc. SIGGRAPH, pp. 279–288, 1993.
[133] ISO/IEC JTC1/SC29/WG11, “Survey of Algorithms used for Multi-view Video Coding (MVC)”, Doc. N6909, Hong Kong, China, Jan. 2005.
[134] J. Lopez, J. H. Kim, A. Ortega, and G. Chen, “Block-based Illumination Compensation and Search Techniques for Multiview Video Coding,” Picture Coding Symposium, Dec. 2004.
[135] K. Kamikura, H. Watanabe, H. Jozawa, H. Kotera, and S. Ichinose, “Global brightness-variation compensation for video coding,” IEEE Trans. Circuits and Systems for Video Technology, vol. 8, no. 8, pp. 988–1000, Dec. 1998.
[136] Steven M. Seitz and Charles R. Dyer, “View Morphing,” in Proceedings of SIGGRAPH, Aug. 1996.
[137] M. Horowitz, A. Joch, F. Kossentini and A. Hallapuro, “H.264/AVC Baseline Profile Decoder Complexity Analysis,” IEEE Trans. on Circuits and Systems for Video Technology, vol. 13, no. 7, pp. 704–716, July 2003.
[138] Onyszchuk, I.M.; Cheung, K.-M.; Collins, O. “Quantization Loss in Convolutional Decoding”, IEEE Trans. on Communications, Vol. 41, Issue. 2, Feb. 1993.
[139] Sheng-Zen Wang, “A Flexible Motion Compensation Memory Organization for Dual-standard Video Decoder,” Master Thesis of National Chiao-Tung University, Taiwan, June 2004.