跳到主要內容

臺灣博碩士論文加值系統

(100.28.2.72) 您好!臺灣時間:2024/06/22 22:16
字體大小: 字級放大   字級縮小   預設字形  
回查詢結果 :::

詳目顯示

我願授權國圖
: 
twitterline
研究生:林家豪
研究生(外文):Jia-Hao Lin
論文名稱:適用於H.263之多重符號編碼解碼器與其可合成Verilog程式碼產生器
論文名稱(外文):Multi-Symbol Codec for H.263 and the Synthesizable Verilog Code Generator Thereof
指導教授:王朝欽
指導教授(外文):Chua-Chin Wang
學位類別:碩士
校院名稱:國立中山大學
系所名稱:電機工程學系研究所
學門:工程學門
學類:電資工程學類
論文種類:學術論文
論文出版年:2007
畢業學年度:95
語文別:中文
論文頁數:61
中文關鍵詞:可變長度編碼固定長度編碼編碼器
外文關鍵詞:fixed-length codeencodervariable-length code
相關次數:
  • 被引用被引用:0
  • 點閱點閱:194
  • 評分評分:
  • 下載下載:0
  • 收藏至我的研究室書目清單書目收藏:0
本論文的第一部分我們設計了一個可變長度編碼和固定長度編碼的轉換介面,可適用於H.263的多重符號編碼解碼器。此轉換介面可以避免可變長度的缺點,並保留它的優點。此編碼解碼器會將可變長度編碼轉換成固定長度編碼的封包,進而在硬體上解碼時平行處理,提升速度。此轉換介面可將其他符號嵌入至固定長度封包內的冗餘位元,減低固定長度封包之低壓縮率的問題。
本論文的第二部分我們設計一個前一部份編碼解碼器的可合成Verilog碼產生器,可以產生不同模式的多重符號編碼解碼器。此程式碼產生器可依不同的成本需求或編碼位元率限制,輸入設定參數,即可產生合適的可合成多重符號編碼解碼器。
The first topic of this thesis is to carry out a multi-symbol codec (encoder-decoder) design for interfacing variable-length and fixed-length data conversion of H.263. The poor memory efficient of the variable-length can be avoided while its advantages can be reserved. The proposed codec converts variable-length symbols to fixed-length packets which can be decoded parallelly. The basic idea is to encode extra symbols in the redundant bits of the fixed-length packets. This encoding scheme relaxes the intrinsic poor compression rate of the prior fixed-length data codec.
The second topic is a synthesizable Verilog code generator for the mentioned multi-symbol codec. According to different requirements and constraints of encoding bit rate, the generator can provide several different kinds of encoding modes by selecting proper parameters. Each codec generated by the generator is synthesizable by thorough simulations.
摘要 i
Abstract ii
目錄 iii
圖目錄 v
表目錄 vii
第一章 簡介 1
1.1 前言 1
1.2 文獻探討 2
1.3 論文動機 3
1.4 論文大綱 4
第二章 適用於H.263之多重符號編碼解碼器 5
2.1 簡介 5
2.2 多重符號編碼解碼演算法 6
2.2.1 3-1多重符號編碼演算法 8
2.2.2 3-1多重符號解碼演算法 10
2.3 多重符號編碼解碼演算法之實作 12
2.3.1 3-1多重符號編碼器實作 14
2.3.2 3-1多重符號解碼器實作 16
2.4 晶片佈局與模擬結果 18
2.4.1 晶片佈局 18
2.4.2 3-1多重符號編碼器模擬結果 19
2.4.3 3-1多重符號解碼器模擬結果 20
2.5 晶片量測結果與討論 21
2.5.1 晶片量測結果 22
2.5.2 討論 24

第三章 適用於多重符號編碼解碼器之可合成Verilog程式碼產 生器………………………………………………………..28
3.1 簡介 28
3.2 架構與分析 28
3.2.1 解碼器實作 29
3.2.2 機率與壓縮效能分析 30
3.2.3 使用者圖形介面 33
3.3 佈局後模擬與比較 34
3.4 討論 45
第四章 結論與相關成果 46
參考文獻 47
[1]K. Challapali, X. Lebegue, J. S. Lim, W. H. Paik, R. S. Girons, E. Petajan, V. Sathe, P. A. Snopko, and J. Zdepski, “The grand alliance system for US HDTV,” Proceedings of the IEEE, vol. 83, no. 2, pp. 158-174, Feb. 1995.
[2]G. Cote, M. Gallant, and F. Kossentini, “Semi-fixed-length motion vector coding for H.263-based low bit rate video compression,” IEEE Trans. on Image Processing, vol. 8, no. 10, pp. 1451-1455, Oct. 1999.
[3]D. Yu, and M. W. Marcellin, “A fixed-rate quantizer using block-based entropy-constrained quantization and run-length coding,” in Proc. Data Compression Conference, pp. 310-316, Mar. 1997.
[4]R. Hashemian, “Memory efficient and high-speed search Huffman coding,” IEEE Trans. on Communications, vol. 43, no. 10, pp. 2576-2581, Oct. 1995.
[5]C.-C. Wang, Y.-L. Tseng, and C.-C. Chen, “Codec design for variable-length to fixed-length data compression by using mutli-symbol encoding”, in Proc. Int. Conf. on Informatics, Cybernetics and Systems, pp. 2014-2017, Dec. 2003.
[6]T.-C. Wang, H.-C. Fang, W.-M. Chao, H.-H. Chen, and L.-G. Chen, “An UVLC encoder architecture for H.26L,” 2002 IEEE Inter. Symp. on Circuits and Systems (ISCAS’2002), vol. 2, pp. 308-311, May 2002.
[7]Y.-K. Lai, C.-C. Chou, and Y.-C. Chung, “A simple and cost effective video encoder with memory-reducing CAVLC,” 2005 IEEE Inter. Symp. on Circuits and Systems (ISCAS’2005), vol. 1, pp. 432-435, May 2005.
[8]W. Di, G. Wen, H. Mingzeng, and J. Zhenzhou, “A VLSI architecture design of CAVLC decoder,” in Proc. of IEEE Inter. Conf. on Application Specified Integrated Circuit (ASIC’2003), vol. 2, pp. 962-965, Oct. 2003.
[9]S. Xue, and B. Oelmann, “Efficient VLSI implementation of a VLC decoder for universal variable length code,” 2003 IEEE Computer Society Annual Symposium on VLSI, pp. 207-208, Feb. 2003.
[10]S. B. Chio, and M. H. Lee, “High speed pattern matching for a fast Huffman decoder,” IEEE Trans. on Consumer Electronics, vol. 41, no. 1, pp. 97-103, Feb. 1995.
[11]A. Mohri, A. Yamada, T. Yoshida, H. Sato, H. Takata, K. Nakakimura, M. Hashizume, and K. Tsuchihashi, “A real-time digital VCR encode/decode and MPEG-2 decode LSI implemented on 1 dual-issue RISC processor,” IEEE J. of Solid-State Circuits, vol. 34, no. 7, pp. 992-1000, July 1999.
[12]I. E. G. Richardson, “Video codec design: developing image and video compression systems,” John Wiley & Sons Inc., Reading : England, 2002.
[13]T. Le, and M. Glesner, “A new flexible architecture for variable length DCT trageting shape-adaptive transform,” in Proc. IEEE Inter. Conf. on Acoustic, Speech, and Signal Processing, vol. 4, pp. 1949-1952, Mar. 1999.
[14]T. Lynch, “Comparison of time codes for source encoding,” IEEE Trans. on Communications, vol. COM-22, no. 2, pp. 151-162, Feb. 1974.
[15]M.-I. Lu, and C.-F. Chen, “An encoding procedure and a decoding procedure for a new modified Huffman code,” IEEE Trans. on Acoustics, Speech, and Signal Processing, vol. 38, no. 1, pp. 128-136, Jan. 1990.
[16]R. Hashemian, “Direct Huffman coding and decoding using the table of code-lengths,” in Proc. IEEE Inter. Conf. on Information Technology: Coding and Computing (ITCC’2003), pp. 237-241, April 2003.
[17]Video coding for low bit rate communication, ITU-T Draft Recommendation H.263, April 2005.
[18]D. Zhao, Y.-K. Chan, and W. Gao, “Low-complexity and low-memory entropy coder for image compression,” IEEE Trans. on Circuit and Systems for Video Technology, vol. 11, no. 10, pp. 1140-1145, Oct. 2001.
[19]H. Murakami, S. Matsumoto, and H. Yamamoto, “Algorithm for construction of variable length code with limited maximum word length,” IEEE Trans. on Communications, vol. 32, no. 10, pp. 1157-1159, Oct. 1984.

[20]C.-C. Wang, G.-N. Sung, and J.-H. Li, “Codec design for variable-length to fixed-length data conversion for H.263,” in Proc. IEEE Inter. Conf. on Intelligent Information Hiding and Multimedia Signal Processing (IIH-MSP’2006), pp. 483-486, Dec. 2006.
[21]S. Chabbouh, and C. Lamy, “A structure for fast synchronizing variable-length codes,” in Proc. IEEE Inter. Conf. on Communications Letters, vol. 6, no. 11, pp. 500-502, Nov. 2002.
[22]H. Garten, “On variable length codes under hardware constraints,” IEEE Trans. on Communications, vol. 33, no. 5, pp. 491-494, May 1985.
[23]S.-M. Lei, M.-T. Sun, K. Ramachandran, and S. Palaniraj, “VLSI implementation of an entropy encoder and decoder for advanced TV applications,” 1990 IEEE Inter. Symp. on Circuits and Systems (ISCAS’1990), vol. 4, pp. 3030-3033, May 1990.
[24]G. Geto, B. Erol, M. Gallent, and F. Kossentini, “H.263+: video coding at low bit rates,” IEEE Trans. on Circuits and Systems for Video Technology, vol. 8, no. 7, pp. 849-866, Nov. 1998.
[25]M.-I. Lu, and C.-F. Chen, “A Huffman-type code generator with order-N complexity,” IEEE Trans. on Acoustics, Speech, and Signal Processing, vol. 38, no. 9, pp. 1619-1626, Sept. 1990.
QRCODE
 
 
 
 
 
                                                                                                                                                                                                                                                                                                                                                                                                               
第一頁 上一頁 下一頁 最後一頁 top