臺灣博碩士論文加值系統

在無線通訊系統高度發展的現在，雖然多數電路陸陸續續的數位化，但在數位的周邊類比以及高頻電路卻依然是不可或缺的一個區塊，其效能影響對後面數位電路的影響也甚為重大，在數位電路的最前線亦即所謂的前端(front-end)電路
在前端(front-end)的架構中，天線接收端的信號經過第一及低雜訊放大器(LNA)的放大以後，隨即需要的即是頻率混合器 (Mixer)，降頻到零頻(ZeroIF)以後以傳給之後的類比數位轉換器(ADC)使用，因此在頻率混合器電路的設計中首重電路本身的線性度，再來則為功率散逸，最後才是轉換增益(conversion gain)的考量，而在直接降頻的架構中，因為要避免壓控震盪器(VCO)所構成的震盪器漏失(LO leakage)而造成的直流偏異(DC offset)近年來利用偶階諧波來混頻的技術便普及於頻率混合器的電路架構中，即是利用訊號的偶階諧波項次(even-harmonic term)來與高頻的訊號相混頻。但是雖然偶階諧波頻率混合器可以有效的解決直接降頻最在意的直流偏異的問題，但在設計上卻也有其困難性，包括了偶階諧波較小所造成的轉換增益過低的問題，因此需要較大的功率散逸以及較高的電壓偏壓方能維持轉換增益在要求的範圍內。在CMOS製程不斷進步的現在偏壓可以不斷的下降，若配合電路的技巧，更可以降低電量以及能量的使用。此篇論文提出了一個新的偶階諧波混頻器的架構以降低整體的功率散逸以及供給電壓，此設計以線性度以及功率散逸為首要考量，試圖將這兩項特性最佳化，並且維持其他的特性在合理的範圍值內，所用的方法為將疊接的架構改完串接，詳細內容將在論文內完整討論。共提出四個不同的電路分別為兩個寬頻MIXER設計、一個單頻MIXER以及一個被動MIXER電路，寬頻MIXER在低功率的情況下做到了增益平坦，單頻則在極小的功率散逸內達到了相當不錯的效能，以及被動電路改進了ㄧ般傳統的被動電路的缺點，並且達成到一個很小的轉換工率增益(Conversion Power Gain).

Wireless Communication System has been highly developed for quite a long time. Although many circuits are operating in digital format nowadays, analog and radio frequency circuits are still important blocks in the system. Because digital circuits take signal from radio-frequency IC, digital circuits are highly affected by the surrounding circuits which are so-called the front-end architecture.
In receiver, antenna receives signal from the air. Signal was amplified by the LNA which is the first stage of the front-end. After LNA, signal needs to be down-converted to base-band which is done by mixer. Mixer designers concentrate on linearity rather than conversion gain. Power consumption is also one of the most important specifications in mixer design. In order to avoid DC offset which is caused by LO self-mixing, even-harmonic topology is developed in recent years. That is, use second order harmonic frequency term of local-oscillator to accomplish the frequency mixing. Although even harmonic topology efficiently reduces DC offset issue, it also has its own design difficulties such as higher power consumption and higher supply voltage. High power is needed to enhance conversion gain. Since CMOS technology is constantly developed in order to reduce supply voltage, circuits design skills need to be developed with process improvement to decrease energy dissipation. In this thesis, a novel technique to reduce power dissipation and supply voltage is presented. This design focuses on linearity and power consumption of the circuit, and maintains the other characteristics in reasonable values. Cascoding topology is used to achieve this goal in stead of cascading. Four different circuits are designed, including two broad-band mixers, one narrow-band mixer and one passive mixer. Improved Broad-band mixer achieves flat conversion gain with fairly small power consumption. Narrow-band mixer also has very good characteristics and consumes relatively low power. Passive one solves the problems of the conventional anti-parallel diodes in terms of LO and RF signal combination issue. Loss of the mixer is only 3 dB power which is also a prominent characteristic.

CHAPTER1 INTRODUCTION………………………………..………….1
1.1Motivation………………………………………………………1
1.2Front-End Architecture………………………………….2
1.3Introduction of Mixers..………………………..………5
1.4 Summary………..…………………………………………...5

CHAPTER2 MIXER CHARACTERISTICS……………………………..6
2.1 Conversion Gain…………………………………………6
2.2 P1dB………...……………………………………………..6
2.3 Intercept Point…………………………………………………7
2.4 Isolation………………………………………………….10
2.5 Noise Figure………………………………..…………..10
2.6 Summary……………………………….………………..12

CHAPTER3 MIXER ARCHITECTURES……………………………….13
3.1 Passive Mixer…………………………………………..13
3.2 Active Mixer…………………………………………....14
2.2.a Single-Balanced Mixer……………………………..14
2.2.b Double-Balanced Mixer…………………………....15
3.3 Even Harmonic Mixer………………………………..…16
3.4 Summary……………………………………………......22

CHAPTER4 CIRCUIT DESIGN AND ANALYSIS……………………..23
4.1 Proposed Even-Harmonic Mixer…………………….23
4.2 Conversion Gain Analysis………………………………24
4.3 Linearity Analysis……………………………………...…27
4.4 Local Oscillator Phase Mismatch Consideration……..30
4.5 LO Quad-Phase Source...……………………………….35
4.6 Source Follower Buffer…………………………………37
4.7 Summary……………………………………………..…39

CHAPTER5 IMPLEMENTATION AND MEASUREMENT RESULT...40
5.1 Narrow Band Mixer……..……………………………..40
5.2 Broad Band Mixers..…..…………………………….…45
5.3 Passive Broad Band Mixer……..………………………58
5.4 TSPC Simulation………………………………………….…64
5.5 Summary………………………………………………..65

CHAPTER6 CONCLUSION…………………………………………….66

REFERENCES…………………………………………………………….67

APPENDIX…………………………………………………………….70

[1]B. Razavi, “Design considerations for direct-conversion receivers,” IEEE Trans. Circuits and Systems II, vol. 44, no. 6, pp. 428-435, June 1997.
[2] Baltus, P.G.M., Dekker, R., “Optimizing RF front ends for low power” IEEE Trans. Circuits and Systems, Page(s):1546 – 1559, Oct. 2000
[3] Simon, M.K., “On the bit-error probability of differentially encoded QPSK and offset QPSK in the presence of carrier synchronization”, Communications, IEEE Transactions, Page(s):806 – 812, May 2006.
[4] Li, Q. and Yuan, J.S. , “Linearity analysis and design optimisation for 0.18 μm CMOS RF mixer” Circuits Devices and Systems IEEE Proceedings , Page(s):112 – 118, April 2002.
[5] Amrouche, F., Allam, R., Paillot, J.M., “Simulation and analytical calculation of the noise figure in HEMT gate mixers” Microwave Conference, 2003. 33rd European, Page(s):351 – 354, Oct. 2003
[6] Xiaohua Fan and Sanchez-Sinencio, E., “3-22GHz CMOS distributed single-balanced mixer” SOC Conference, Page(s):93 – 96, Sept. 2004.
[7] Koizumi H., Nagata, S., Tateoka, K., Kanazawa, K., Ueda D., “A GaAs single balanced mixer MMIC with built-in active balun for personal communication systems” Microwave and Millimeter-Wave Monolithic Circuits Symposium Page(s):77 – 80, May 1995.
[8]L. A. MacEachern, and T. Manku, “A charge-injection method for Gilbert cell biasing,” IEEE Canadian conf. on Electrical and computer Engineering, pp. 365-368, May 1998.
[9]Sher Jiun Fang, See Taur Lee, D. J. Allstot, A. Bellaouar, “A 2 GHz CMOS even harmonic mixer for direct conversion receivers” IEEE Int. Symp. Circuit and System ISCAS, May 2002.
[10] Tsung-Yu Yang, Hwann-Kaeo Chiou “A 28GHz Sub-Harmonic Mixer Using LO Doubler in 0.18-um CMOS Technology” Radio Frequency Integrated Circuit(RFIC) Symposium 2006, June 2006.
[11] Byoung Gun Choi, Chul Soon Park.”A 5.8 GHz SiGe HBT direct-conversion I/Q-channel sub-harmonic mixer for low power and simplified receiver architecture” Microwave Symposium Digest, 2005 IEEE MTT-S International,, June 2005.
[12]Ming-Feng Huang, Shuenn-Yuh Lee, C. J. Kuo, “A CMOS even harmonic mixer with current reuse for low power applications,” in Proc. Int. Symp. Low Power Electronics and Design, ISLPED ''04, pp. 290-295, Aug. 2004.
[13]Ming-Feng Huang, C. J. Kuo, Shuenn-Yuh Lee, “A 5.25-GHz CMOS Folded-Cascode Even-Harmonic Mixer for Low-Voltage Application,” IEEE Trans Microwave Theory Tech., vol. 54, no. 2, pp. 660-669, Feb. 2006.
[14] Bevin G. Perumana, Chang-Ho Lee, Joy Laskar, Sudipto Chakraborty,” A subharmonic CMOS mixer based on threshold voltage modulation” Microwave Symposium Digest, 2005 IEEE MTT-S International, June 2005.
[15]Z. Zhang, Z. Chen, and J. Lau, “A CMOS self-mixing-free front-end for direct conversion applications,” in Proc. IEEE Int. Symp. Circuit and System ISCAS, pp. 219-222, May 2001.
[16]M. Cohn, J. E. Degenford, B. A. Newman, “Harmonic Mixing with an Antiparallel Diode Pair,” IEEE Trans. Microwave Theory Tech., vol. 23, no. 8, pp. 667–673, Aug 1975.
[17] Shimozawa M., Katsura T., Maeda K., Taniguchi E., Ikushima T., Suematsu N., Itoh K., “An even harmonic mixer using self-biased anti-parallel diode pair” Microwave Symposium Digest, 2002 IEEE MTT-S International, Page(s):253 – 256, June 2002.
[18] Itoh, K., Iida A., Sasaki Y., Urasaki, S., “A 40 GHz band monolithic even harmonic mixer with an antiparallel diode pair” Microwave Symposium Digest, 1991., IEEE MTT-S International, Page(s):879 - 882 vol.2, June 1991.
[19]Ming-Feng Huang, Shuenn-Yuh Lee, Chung J. Kuo, “A 5.25GHz CMOS Even Harmonic Mixer with an Enhancing Inductance,” in Proc. IEEE Int. Symp. Circuit and System ISCAS, vol. 3, pp. 2116-2119, May 2005.
[20]Z. Zhang, Z. Chen, and J. Lau, “A 900MHz CMOS Balanced Harmonic Mixer for Direct Conversion Receivers,” in Proc. IEEE Radio and Wireless Conference RAWCON, pp. 219-222, September 2000.
[21]P. Upadhyaya, M. Rajashekharaiah, Deukhyoun Heo, “A 5.6-GHz CMOS doubly balanced sub-harmonic mixer for direct conversion zero IF receiver,” IEEE Microelectronics and Electron Devices Workshop, pp. 129–130 June, 2004.
[22]T. Yamaji ,and Tanimoto, ”A 2GHz Balance Harmonic Mixer for Direct-Conversion Receivers,” in Proc. IEEE Custom IC Conf., pp. 9.6.1-9.6.4, May 1997.
[23] Vernet, J.L., “Real signals fast Fourier transform: Storage capacity and step number reduction by means of an odd discrete Fourier transform” Proceedings of the IEEE
Page(s):1531 – 1532, Oct. 1971.
[24] Yu, X.P., Do, M.A.; Lim, W.M., Yeo, K.S., Ma, J.-G., “Design and Optimization of the Extended True Single-Phase Clock-Based Prescaler” Microwave Theory and Techniques, IEEE Transactions on, Page(s):3828 – 3835, Nov. 2006.
[25] Ji-Ren Y., Karlsson I., Svensson C., “A true single-phase-clock dynamic CMOS circuit technique” Solid-State Circuits, IEEE Journal, Page(s):899 – 901, Oct. 1987.
[26] Yamauchi Y. , Nagata K. , Nakajima, O. , Ito H. , Nittono T. , Ishibashi T., “AlGaAs/GaAs HBT dynamic frequency divider constructed of a single D-type flip-flop” Electronics Letters Page(s):1109 – 1110, Aug. 1988.
[27] Frohman-Bentchkowsky D. , Vadasz, L., “DC analysis of an MOS source follower” Solid-State Circuits, IEEE Journal, Page(s):306 - 307 ,Sep. 1968.
[28] Baker B., Toumazou C., ”Low noise CMOS common gate optical preamplifier using active feedback” Electronics Letters, Page(s):2235 – 2237, Nov. 1998.