臺灣博碩士論文加值系統

隨著電機資訊領域的蓬勃發展，使得現今電子系統的設計瓶頸已不再是單一晶片中邏輯閘間的時間延遲，而逐漸轉變成系統中晶片間溝通所需的時間延遲與系統耗電量的考量，所謂的單晶片系統(System-On-Chip, SOC)設計也因此應運而生。
由於SOC的設計流程會依據系統需求規格將整個系統架構切分成許多子系統與各類功能元件，並分別以軟體或是硬體的方式來實現，透過圖形化的塑模語言來提升系統設計的抽象化層級將有助於系統設計者掌握整體系統的本質架構及主要功能模組。雖然SystemC已提供數個抽象化層級來進行系統設計，且在每一個抽象化層級皆可以經由模擬與驗證來確保系統的正確性，但其終究是以程式碼的方式來呈現；藉由結合在軟體系統中被廣泛使用的統一塑模語言(Unified Modeling Language, UML)來進行以SystemC為基礎的SOC設計，將可以進一步地抽象化系統設計層級，也就是以UML提供的圖形元素來進行單晶片系統設計。
本研究藉由UML的Profile延伸機制來針對SystemC提供的硬體導向類別建構對應的構造型(Stereotype)，以及相關的標記值(Tagged Value)與規範(Constraint)，並將其實現在選定的電腦輔助軟體工程(Computer Aided Software Engineering, CASE)工具之上，其為Sparx Systems Enterprise Architect與Microsoft Visual Studio .NET 2003；透過建構好的SystemC Profile與程式碼產生樣版便可以用來設計單晶片系統，並自動產生對應的SystemC原始程式碼。
由於硬體系統的並行行為(Concurrent Behaviors)與軟體系統的循序行為(Sequential Behaviors)於本質上迥異，本研究將使用所建構的UML Profile與程式碼產生樣版來進行兩個具有同作行為的單晶片系統設計案例，以說明結合UML與SystemC針對具有同作行為系統的設計方法。

Increasing demands for more performance have taken the system designs based on VLSI chips to their limits. The design bottleneck now is the interconnect delays and power consumptions rather than the basic gate delays. One way to eliminate the latency and power consumptions of accessing data external to the chip is putting all the various VLSI components into a single chip. It leads to the design paradigm of System-On-Chip (SOC), in which all the functionality of a complete system is put into a single silicon die, including both the software and hardware components.
As the process of SOC design is getting more and more complicated, raising the abstraction layer can help system designers focus on the essential elements of the design. Since the SystemC language has already provided several layers of abstraction, systems to be constructed can initially be designed in the software-based un-timed functional models and further be refined to lower abstraction level to get the more detailed design. However, by the assistance of the United Modeling Language (UML), which is commonly used in designing software systems, the highest level of abstraction provided in SystemC can even be raised.
Based on the idea of raising the abstraction level of the SystemC language by the UML, a methodology for system level design is proposed to realize the designing process for concurrency: An UML profile that catches the hardware-oriented characteristics of SystemC is constructed in the thesis, which is implemented subsequently on the chosen Computer Aided Software Engineering (CASE) tools ‘Enterprise Architect’ and ‘Microsoft Visual Studio .NET 2003’. System-On-Chip (SOC) designs can thus be built based upon the constructed UML profile for SystemC and the source codes of SystemC can be generated automatically through the templates for code generation.
Two case studies that both have concurrent behaviors are given in the last to illustrate the proposed process of SOC design, simple verifications and simulations are carried out as well.

Chapter 1 Introduction 1
1.1 Motivation 1
1.2 Objective 2
1.3 Approach & Methodology 3
1.4 Contributions 4
1.5 Thesis Organization 4
Chapter 2 Background 5
2.1 The SOC Design Paradigm 5
2.2 The System-Level Modeling Language SystemC 7
2.2.1 An Overview of SystemC Language 7
2.2.2 The Simulation Semantics of SystemC 10
2.2.3 The Notation of Time in SystemC 12
2.2.4 Concurrency in SystemC 15
2.3 The Unified Modeling Language 19
2.3.1 The Model Driven Architecture 19
2.3.2 An Overview of the UML 21
2.3.3 The UML Profiles 22
Chapter 3 The UML Profile For SystemC 24
3.1 The Language Architecture of UML 24
3.1.1 Meta-modeling & layers of abstraction of UML 24
3.1.2 The infrastructure architecture of UML 25
3.2 The Profile Package 29
3.3 The SystemC Profile 31
3.3.1 The essentials of SystemC 31
3.3.2 The Profile of SystemC 34
Chapter 4 Code Generation in Enterprise Architect 39
4.1 The SystemC Profile in Enterprise Architect 39
4.2 Code Generation in Enterprise Architect 41
4.2.1 The MDA Transformation 42
4.2.2 The Forward Engineering 44
4.2.3 The MDG Technology 46
4.2.4 The Add-ins 49
Chapter 5 Case Study 52
5.1 Color Space Transformation 52
5.1.1 Introduction 52
5.1.2 The YCbCr Color Space 53
5.1.3 The HSV Color Space 54
5.1.4 The UML Representation 55
5.1.5 Module Implementation in Enterprise Architect 57
5.1.6 System Simulation and Verification 62
5.2 The GCD & LCM 66
5.2.1 Introduction 66
5.2.2 The UML Representation 67
5.2.3 Module Implementation in Enterprise Architect 68
5.2.4 System Simulation and Verification 75
5.2.5 Enhancement of the MGL module 77
Chapter 6 Conclusions and Future Works 83
6.1 Concluding Remarks 83
6.2 Recommendations for Future Work 84
References 86
Appendix A 89
Appendix B 93
Appendix C 97
Appendix D 100
Appendix E 107
Appendix F 111
Appendix G 112
Appendix H 117
Appendix I 121
Appendix J 124
Appendix J 133

[1] B. P. Douglass, Real Time UML：Advances in the UML for Real-Time Systems, 3rd Ed., Addison Wesley, 2004.
[2] C. Chrichton, A. Cavarra, J. Davies, “A Pattern for Concurrency in UML,” Workshop on Concurrency Issues in UML, 2001.
[3] C. Xi, L. JianHua, Z. ZuCheng, S. YaoHui, "Modeling SystemC Design in UML and Automatic Code Generation", in Proc. of ASP-DAC’05, Shanghai, China, 2005.
[4] D.C. Black and J. Donovan, SystemC: From The Ground Up, Kluwer Academic Publishers, 2004
[5] D. Pilone, N. Pitman, UML 2.0 in a Nutshell, O''Reilly, 2005.
[6] E. Riccobene, A. Rosti, and P. Scandurra, “Improving SoC Design Flow by means of MDA and UML Profiles,” in Proc. of 3rd WiSME, 2004.
[7] E. Riccobene, P. Scandurra, A. Rosti, and S. Bocchio, “A SoC design Methodology Involving a UML 2.0 Profile for SystemC,” in Proc. of DATE’05, Munich, 2005.
[8] E. Riccobene, P. Scandurra, A. Rosti, and S. Bocchio, “A UML 2.0 Profile for SystemC：Toward High-level SoC Design,” in Proc. of EMSOFT’05, New Jersey, 2005.
[9]E. Yuri, J. Tatsuda, N. Khan, C. Dietrich, Transaction-based simulation using SystemC/SCV, available at http://www.eetasia.com/, March 2005.
[10] F. Ghenassia, Transaction Level Modeling with SystemC – TLM Concepts and Applications for Embedded Systems, Springer Verlag, New York, NY, USA, 2005.
[11] H. E. Eriksson, M. Penker, B. Lyons, and D. Fado, UML 2 Toolkit. Wiley Publishing, Indianapolis, Indiana, USA, 2004.
[12] J. Henkel, "Closing the SoC design gap," Computer, Volume 36, Issue 9, pages 119 – 121, Sept. 2003.
[13] J. Warmer, A. Kleppe, The Object Constraint Language：Getting Your Models Ready for MDA, 2nd Ed., Addison-Wesley, Boston, 2003.
[14] K. Hamilton, R. Miles, Learning UML 2.0, O''Reilly, 2006.
[15] L. Cai, D. Gajski, "Transaction Level Modeling In System Level Design," Technical Report 03-10, Center for Embedded Computer Systems, University of California, Irvine, 2003.
[16] L. S''em''eria , A. Ghosh, "Methodology for hardware/software co-verification in C/C++," in Proc. of the 2000 conference on Asia South Pacific design automation, p.405-408, Yokohama, Japan, Jan. 2000.
[17] M. Fowler, UML Distilled：A Brief Guide to the Standard Object Modeling Language, 3rd Ed., Addison-Wesley Professional, 2003.
[18] N. Saviou, S. Shukla, R. Gupta, “Automated Concurrency Re-Assignment in High Level System Models for Efficient System-Level Simulation,” in Proc. of DATE’02, Paris, France, Mar. 2002.
[19] OMG, "MDA Guide Version 1.0.1," available at http://www.omg.org/, 2003.
[20] OMG, "UML 2.0 Infrastructure Specification," available at http://www.omg.org/, Aug. 2003.
[21] OMG, "UML 2.0 OCL Specification," available at http://www.omg.org/, Oct. 2003.
[22] OMG, "UML 2.0 Superstructure Specification," available at http://www.omg.org/, Aug. 2003.
[23] OSCI, SystemC v2.0.1 Functional Specification, available at http://www.systemc.org, 2002.
[24] OSCI, SystemC v2.0.1 User''s Guide, available at http://www.systemc.org, 2002.
[25] OSCI, SystemC v2.1 Language Reference Manual, available at http://www.systemc.org, 2005.
[26] OSCI, SystemC Verification Standard Specification, available at http://www.systemc.org, 2002.
[27] P. Arato, S. Juhasz, Z.A. Mann, A. Orban, and D. Papp, "Hardware-software partitioning in embedded system design," IEEE International Symposium on Intelligent Signal Processing, pp.197-202, Sep. 2003
[28] S. Brown, and Z. Vranesic, Fundamentals of Digital Logic with VHDL Design, McGraw-Hill, Singapore, 2000.
[29] S. Gérard, C. Mraidha, F. Terrier, B. Baudry, “A UML-based Concept for High Concurrency: the Real-Time Object,” in Proc. of ISORC’04, pp.64-67, Vienna, Austria, May 2004.
[30] S. Palnitkar, Verilog HDL -- A Guild to Digital Design and Synthesis, Prentice Hall, 2003.
[31] T. Grötker, S. Liao, G. Martin, and S. Swan, System Design with SystemC, Kluwer Academic Publishers, Norwell, Mass, USA, 2002.
[32] The Sparx Systems, EA v6.5 Online Help Index, available at http://www.sparxsystems.com.au/EAUserGuide, 2007.
[33] W. Mueller, A. Rosti, S. Bocchio, E. Riccobene, P. Scandurra, W. Dehaene, and Y. Vanderperren, “UML for ESL Design – Basic Principles, Tools, and Applications,” in Proc. of ICCAD’06, San Jose, 2006.
[34] W. Wolf, "A Decade of Hardware/Software Codesign", Computer, Vol. 36, No. 4, pp. 38 – 43, April 2003.
[35]大村正之、深山正幸　原著，溫榮弘　編譯，”C/C++ VLSI設計”，全華科技圖書股份有限公司，2005