|
[1] J. Montamaro , R. T. Witek , K. Anne, A.J. Black, E.M. Cooper, D. W. Dobberpuhl, P. M. Donahue, J. Eno, W. Hoepper ,D. Kruckmyer , T. H. Lee , P.C.M. Lin , L. Madden, D. Murray, M. H. Pearce,S. Santhanam , K. J. Snyder, R. Stephany ,and S.C. Thierauf, "A 160MHz, 32-b,0.5-w CMOS RISC microprocessor", In Proceedings of the international Solid-State Circuits Conference ,vol.32, pp1703-1714, 1996 [2] R. Bechade , et. al. "A 32b 66MHz 1.8W Microprocessor", In Proceeding of the International Solid-State Circuits Conference, pp208-209, 1994 [3] A. Efthymiou, and J. D. Garside, "An Adaptive Serial-parallel CAM Architecture for Low Power Cache Block", In ISLPED’02: Proceeding of the International Symposium on Low Power Electronics and Design, pp136-141, 2002 [4] T. Juan Lang, and J. Navarro "The Difference-bit Cache ",In Proceeding of the 23rd Annual International Symposium on Computer Architecture,pp.11-120, 1996 [5] P. Petrov, and A. Orailoglu, "Data Cache Energy Minimizations through Programmable Tag Size Matching to the Applications" ISSS’01: International Symposium on System Synthesis, Montreal, pp. 113-117, October 2001 [6] Hassan Ghasemzadeh, Sepideh Mazrouee, Mohammad Reza Kakoee, "Modified Pesudo LRU Replacement Algorithm" Engineering of Computer Based Systems 13th Annual IEEE International Symposium and Workshop on Engineering of Computer Based Systems 2006 [7] http://www.simplescalar.com [8] http://www.eecs.harvard.edu/~dbrooks [9] Su, C L., and Despain, A. M, “Cache Design Trade-offs for Power and Performance Optimization: A Case study,” Proc. of the 1995 International Symposium on Low Power Design, pp69-74, Apr. 1995 [10] Yeager, K. C., ”The Mips R10000 Superscalar Microprocessor, “ IEEE Micro, Vol.16, Num. 2, pp.28-40, Apr. 1996 [11] C. Zhang, and F. Vahid, J. Tang, and W. Najjar, ”A Way-Halting cache for Low-Energy High-performance System”, In TACO’05: ACM transactions on Architecture and Code Optimization, vol 2, pp34-54 , March 2005. [12] Biju K Raveendran , T S B Sudarshan , Avinash Patil, Komal Randive, S Gurnaray, "Predictive Placement Scheme in Set-Associative Cache for Energy Efficient Embedded System", Proceedings of the International Conference of Signal Processing, Communications, and Networking 2008.
|