跳到主要內容

臺灣博碩士論文加值系統

(44.201.99.222) 您好!臺灣時間:2022/12/05 22:48
字體大小: 字級放大   字級縮小   預設字形  
回查詢結果 :::

詳目顯示

我願授權國圖
: 
twitterline
研究生:柏斯順
研究生(外文):Szu-shun Pai
論文名稱:多層電路板電源層電磁干擾之防止策略
論文名稱(外文):STRATEGY OF EMI REDUCTION FOR POWER/GROUND PLANES IN MULTI-LAYER PCB DESIGN
指導教授:黃啟芳黃啟芳引用關係
指導教授(外文):Chi-fang Huang
學位類別:碩士
校院名稱:大同大學
系所名稱:電機工程學系(所)
學門:工程學門
學類:電資工程學類
論文種類:學術論文
論文出版年:2007
畢業學年度:95
語文別:英文
論文頁數:63
中文關鍵詞:多層電路板電磁干擾
外文關鍵詞:multi-layer PCBEMI
相關次數:
  • 被引用被引用:0
  • 點閱點閱:409
  • 評分評分:
  • 下載下載:0
  • 收藏至我的研究室書目清單書目收藏:0
現今資訊產品功能日益強大,國際品牌大廠對EMI的要求越發嚴謹。從原本只需符合FCC、CE規格要求,逐步要求under 3dB limit 甚至於要求到 under 6dB limit,對ODM 廠控制成本品質是一大考驗。
EMI一般以layout 手法降低雜訊以求符合規格,但是要under 6dB是非常不容易,甚至要增加極高的成本,在clock雜訊源上加RC 濾波電路要under 6 dB也是非常的困難的。即使符合under 6dB的要求,也可能出現以下的問題:是否影響產品功能?如果加金屬罩遮蔽雜訊,勢必大幅增加成本,且有可能影響散熱?因此本論文以Power Integrity 及layout 手法,試圖兼顧成本及品質以符合under 6dB limit要求.
我們採用實際的案例,在本文中以不同的思考模式及手法技巧加以實驗。Power Integrity 是一個非常複雜及難以分析的課題,因為影響參數太多,在目前高速電路板分析軟體對Power Integrity 應用有所限制,我們運用軟硬體設備相輔相成來解決問題。
In the recent years, all famous IT companies aim at EMI requirements more and more strict quality, from meeting limit to -3 db then -6dB step by step. Generally EMI solutions are in the clock trace with R/C or added metal enclosure, if we don’t raise the cost and don’t influent the quality in the EMI countermeasure. It is very difficult to meet FCC part 15 class B or EN55022 Class B radiation requirement under 6dB limit.
The Power Delivery System is generally considered quite complex and not easy to analyze, but all the circuits is related to it. This thesis gives different thinking direction to ensure power quality or integrity to be the first importance. On purpose is to lower power noise, increase operational range, and decrease noise.
The present high-speed PCB analytic software has its applied limit, so to control the most important influential factor and characteristics will help us analyze and design.
If we can notice the issue of multi-layer PCB stack up and power integrity at the design stage, we can solve this problem in the beginning, the developing time will be shortened as well as the times of changing layout will be decreased for the current procedure of product development. We will introduce EMI solutions for multi-layer PCB stack-up and use Power Integrity to decrease EMI of VoIP (voice over IP) products.
In this thesis we study a practical EMI case and use the layout skill to reduce 6dB radiated emission. Namely, it decreases one half energy of radiating disturbance.
CHAPTER
I INTRODUCTION 1
1.1 Motivation 1
1.2 Power Integrity and Ground-Bounce of Multi-Layer PCB 4
1.3 Thesis Contents 5
Ⅱ RADIATED EMISSION MEASUREMENTS AND SETUP 7
2.1 Measurement Precautions 7
2.2 Devices Used in Measuring Disturbance Waves 9
2.2.1 Instruments for measuring disturbance waves 9
2.2.2 Measurement sites 9
2.3 Measuring the Electric Field Strength of Radiated Disturbance [5] 11
2.3.1 Equipment required [5] 12
2.3.2 Measuring the electric field strength of radiated disturbance 14
Ⅲ THEORY OF POWER INTEGRITY 21
3.1 Theory of Power Integrity:[9] 21
3.2 Cavity Resonances in Plane Pairs[13] 28
3.3 Auxiliary Debug Equipment 29
Ⅳ EXPERIMENT AND INVESTIGATION 32
4.1 IP Phone Hardware Structure 32
4.2 Layout Stack up Assignment [7] 34
4.3 Simulation and Debugging 40
Ⅴ CONCLUSION 59
REFERENCES 61
AUTHOR 64
[1] FCC part 15, Code of Federal Regulations Telecommunications 47; USA, 2001.
[2] “Limits and methods of measurement of radio interference characteristics of information technology equipment”, EN 55022, 1998(3rd edition).
[3] M. I. Montrose and E. M. Nakauchi, Testing for EMC Compliance Approaches and Techniques, IEEE Electromagnetic Compatibility Society, 2000.
[4] Guide for construction of Open Area Test Sites for Performing Radiated Emission Measurements, ANSI C63.7-1988.
[5] Specification for radio disturbance and immunity measuring apparatus and methods part 1: Radio disturbance and immunity measuring apparatus, Int. Electrotech. Commission, Geneva, Switzerland, CISPR16-1, 1999.
[6] VCCI Textbook of Study Course for EMI Measurement Engineers, VCCI Education Subcommittee, Voluntary Control Council for Interference by Information Technology Equipment (VCCI), Dec. 2005.
[7] M. I. Montrose, Printed Circuit Board Design Techniques for EMC Compliance: A handbook for Designers, Second edition, IEEE Electromagnetic Compatibility Society, 2000.
[8] T. Williams, EMC for Product Designers 3rd edition, 2001.
[9] M. I. Montrose, EMC and the Printed Circuit Board Design, Theory and layout Made Simple, IEEE Electromagnetic Compatibility Society, 1999.
[10] H. Ott, NOISE Reduction Techniques in Electronic Systems, New York: IEEE Press, 1988.
[11] W. Cui, M. Li, X. Luo, J. L. Drewniak, T. H. Hubing, T. P. VanDoren, and R. E. DuBroff, “Anticipating EMI From Coupling Between High-Speed Digital and I/O Lines,” IEEE 1999, pp.189-194.
[12] T. P. Van Doren, J. Drewniak, and T. H. Hubing. “Printed Circuit Board Response to the Addition of Decoupling Capacitors,” Tech. Rep. TR92-4-007, University of Missouri, Rolla EMC Lab, Sept. 30, 1992.
[13] T.Wu, Y. Lin, T. Wang, C. Wang, and S. Chen, “Electromagnetic Bandgap Power/Ground Planes for Wideband Suppression of Ground Bounce Noise and Radiated Emission in High-Speed Circuits,” IEEE Transactions on Microwave Theory and Techniques, vol, 53, NO.9, pp. 2935-2942, Sept. 2005.
[14] D. Moongilan, “Image and Return Current Modeling of PCB Trace for Radiated Emissions,” Proc. of IEEE International Symposium on Electromagnetic Compatibility, pp. 927-932, 2001.
[15] T. Kamgaing, and O. M. Ramahi, “A Novel Power Plane With Integrated Simultaneous Switching Noise Mitigation Capability Using High Impedacne Surface,” IEEE Transactions on Microwave and Wireless Components Letters, vol. 13, No. 1, pp.21-23, Jan 2003
[16] J. He, D. Zhong, Steven Y. Ji, G. Ji, and Y. Li, “Study of Package EMI Reduction for GHz Microprocessors,” Proc. of IEEE conf. Electrical Performance of Electronic Packaging, pp.271-274, Oct. 2002.
[17] F. T. Ulaby, Fundamentals of Applied Electromagnetics, Media Edition, 2000.
[18] R. F., German, H. Ott, and C.R. Paul. “Effect of an Image Plane on Printed Circuit Board Radiation.” Proc. of IEEE International Symposium on Electromagnetic Compatibility, pp. 284-291, 1990.
[19] T. Hsu, “The Validity of Using Image Plane Theory to Predict Printed Circuit Board Radiation,” Proc. of IEEE International Symposium on Electromagnetic Compatibility, pp. 58-60. 1991.
QRCODE
 
 
 
 
 
                                                                                                                                                                                                                                                                                                                                                                                                               
第一頁 上一頁 下一頁 最後一頁 top