|
[1] Xilinx Device Families. Technical report, Xilinx, 2005. [2] A. Ahmadinia, C. Bobda, M. Bednara, and J. Teich. A New Approach for On-line Placement on Reconfigurable Devices. In Proceedings on the Parallel and Distributed Processing Symposium, volume 4, page 134. IEEE CS Press, April 2004. [3] A. Ahmadinia, C. Bobda, and J. Teich. Online Placement for Dynamically Reconfigurable Devices. International Journal of Embedded Systems, 1(3-4):165–178, June 2006. [4] K. Bazargan, R. Kastner, and M. Sawafzadeh. Fast Template Placement for Reconfigurable Computing Systems. IEEE Design and Test of Computers, 17(1):68–83, January 2000. [5] G. J. Brebner. A Virtual Hardware Operating System for the Xilinx XC6200. In Proceedings of the 6th International Workshop on Field-Programmable Logic, Smart Applications,New Paradigms and Compilers, volume 1142, pages 327–336, London, UK, September 1996.Springer-Verlag. [6] J. Burns, A. Donlin, J. Hogg, S. Singh, and M. De Wit. A Dynamic Reconfiguration Run-Time System. In Proceedings of the 5th IEEE Symposium on FPGA-Based Custom Computing Machines, pages 66–75, Washington, DC, USA, April 1997. IEEE Computer Society. [7] K. Compton, Z. Li, J. Cooley, S. Knol, and S. Hauck. Configuration Relocation and Defragmentation for Run-Time Reconfigurable Computing. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 10(3):209–220, June 2002. [8] P. Goyal, X. Guo, and H. M. Vin. A Hierarchical CPU Scheduler for Multimedia Operating Systems. Readings in Multimedia Computing and Networking, pages 491–505, 2001. [9] V. G. Gudise and G. K. Venayagamoorthy. FPGA Placement and Routing Using Particle Swarm Optimization. In Proceedings of IEEE Computer Society Annual Symposium on VLSI, pages 307–308. IEEE CS Press, February 2004. [10] M. Handa and R. Vemuri. An Efficient Algorithm for Finding Empty Rectangles for Online FPGA Placement. In Proceedings of the Design Automation Conference, pages 960 – 965. ACM Press, June 2004. [11] M. Handa and R. Vemuri. Hardware Assisted Two Dimensional Ultra Fast Online Placement. International Journal of Embedded Systems (IJES), 1:291–299, June 2006. [12] C.-H. Huang, K.-J. Shih, C.-S. Lin, S.-S. Chang, and P.-A. Hsiung. Dynamically Swappable Hardware Design in Partially Reconfigurable Systems. In Proceedings of the IEEE International Symposium on Circuits and Systems (ISCAS), pages 2742–2745, May 2007. [13] J.-Y. Mignolet, V. Nollet, P. Coene, D. Verkest, S. Vernalde, and R. Lauwereins. Infrastructure for Design and Management of Relocatable Tasks in a Heterogeneous Reconfigurable Systemon-Chip. In Proceedings of the Design Automation and Test in Europe (DATE), pages 986–991. IEEE CS Press, March 2003. [14] P. Sedcole, B. Blodget, T. Becker, J. Anderson, and P. Lysaght. Modular dynamic reconfiguration in Virtex FPGAs. IEE Proceedings Computers and Digital Techniques, 153(3):157–164,May 2006. [15] C. Steiger, H.Walder, and M. Platzner. Operating Systems for Reconfigurable Embedded Platforms: Online Scheduling of Real-Time Tasks. IEEE Transactions on Computers, 53:1392–1407, November 2004. [16] C. Steiger, H. Walder, M. Platzner, and L. Thiele. Online Scheduling and Placement of Realtime Tasks to Partially Reconfigurable Devices. In Proceedings of the 24th IEEE International Real-Time Systems Symposium, page 224. IEEE CS Press, December 2003. [17] J. Tabero, J. Septien, H. Mecha, and D. Mozos. A Low Fragmentation Heuristic for Task Placement in 2D RTR HW Management. In Proceeding of the Field Programmable Logic and Application, pages 241–250. Springer Verlag, August-September 2004. [18] J. Tabero, J. Septien, H. Mecha, and D. Mozos. Task Placement Heuristic Based on 3DAdjacency and Look-Ahead in Reconfigurable Systems. In Proceedings of the Asia South Pacific Design Automation Conference, pages 24–27. ACM Press, January 2006. [19] J. Tabero, J. Septien, H. Mecha, D. Mozos, and S. Roman. A vertex-list approach to 2D HW multitasking management in RTR FPGAs. In Proceeding of the Design of Circuits and Integrated Systems Conference, pages 545–550. Ciudad Real, November 2003. [20] H. Walder and M. Platzner. Online Scheduling for Block-partitioned Reconfigurable Devices. In Design, Automation and Test in Europe Conference and Exhibition, volume 01, pages 290–295, Los Alamitos, CA, USA, March 2003. IEEE CS Press. [21] H. Walder, C. Steiger, and M. Platzner. Fast Online Task Placement on FPGAs: Free Space Partitioning and 2D-hashing. In Proceedings on Parallel and Distributed Processing Symposium, volume 17, page 8, Los Alamitos, CA, USA, April 2003. IEEE CS Press. [22] G. Wigley and D. Kearney. The Development of an Operating System for Reconfigurable Computing. In Proceedings of the the 9th Annual IEEE Symposium on Field-Programmable Custom Computing Machines, pages 249–250. IEEE CS Press, 2001.
|