跳到主要內容

臺灣博碩士論文加值系統

(3.236.23.193) 您好!臺灣時間:2021/07/26 07:35
字體大小: 字級放大   字級縮小   預設字形  
回查詢結果 :::

詳目顯示

我願授權國圖
: 
twitterline
研究生:謝明樺
研究生(外文):Ming-Hua Hsieh
論文名稱:多重供應電壓轉換掃描正反器之設計
論文名稱(外文):Level Converter Scan Flip-Flop Design
指導教授:王行健
指導教授(外文):Sying-Jyan Wang
學位類別:碩士
校院名稱:國立中興大學
系所名稱:資訊科學與工程學系
學門:工程學門
學類:電資工程學類
論文種類:學術論文
論文出版年:2008
畢業學年度:96
語文別:中文
論文頁數:32
中文關鍵詞:測試掃描正反器多重供應電壓電壓轉換器佈局
外文關鍵詞:testingscan flip-flopmultiple supply voltagelevle converterlayout
相關次數:
  • 被引用被引用:0
  • 點閱點閱:121
  • 評分評分:
  • 下載下載:0
  • 收藏至我的研究室書目清單書目收藏:0
在目前數位積體電路設計(IC Design)中,功率消耗(Power Consumption)是許多問題中的重大問題。現今有許多種降低功率消耗的方法,如多重供應電壓(Multiple Supply Voltage, MSV)。在本論文中,我們目標是設計三個嶄新的多重供應電壓轉換器元件(MSV level converter)並且結合可測試設計(Design for Testability, DFT)環境下的掃描正反器(Scan Flip-Flop)。如此可以達到將多重供應電壓轉換器元件與掃描正反器做結合成為一個多功能的新元件,我們稱為多重供應電壓轉換掃描正反器(level converter scan flip-flop, LCSFF)。我們實做了電路,透過Hspice模擬以及佈局(Layout)等方式。實驗結果顯示在正確的功能運作之下,有理想的功率消耗、延遲時間(delay),在未來數位積體電路設計中提供設計者一個好的元件,設計者可以根據需求不同選擇不同的多重供應電壓轉換器掃描正反器,例如需要較快的時間或是較低的功耗。
第一章 簡介(Introduction) 1
1.1 研究動機 1
1.2 貢獻與成果簡述 1
1.3 內容大綱 1
第二章 背景知識與相關研究 2
2.1 功率消耗 2
2.2 相關研究 3
2.2.1 Voltage Island 4
2.2.2 多重供應電壓轉換器 5
第三章 問題描述(Problem Description) 8
第四章 多重電壓轉換掃描正反器(Level Converter Scan Flip-Flop, LCSFF)設計與分析 12
4.1 LCMSSFF-I 13
4.2 LCMSSFF-II 14
4.3 LCHLSFF 15
第五章 實驗結果 (Experimental Results) 19
5.1 工作平台 (Platform) 19
5.2 先模擬 (Pre-simulation) 19
5.3 後模擬 (Post-simulation) 24
第七章 結論與未來工作 27
7.1 結論 29
7.2 未來工作 29
參考資料 (References) 30
附錄: 34
[1]N. Weste and K. Eshraghian, Principles of CMOS VLSI Design: A Systems Perspective, Addison-Wesley Publishing Company, ISBN 0-201-53376-6.

[2]J. Kao, A. Chandrakasan, and D. Antoniadis, “Transistor sizing issues and tools for multithreshold CMOS technology,” in Proc. Int’l 34th Design Automation Conf., pp. 409-414, Jun. 1997.

[3]M. Anis, S. Areibi, and M. Elmasry, “Design and Optimization of Multithreshold CMOS(MTCMOS) Circuits,” IEEE Trans. Computer-Aided Design of Integrated Circuits and systems, VOL. 22, NO. 10, pp.1324-1342, Oct. 2003.

[4]D. S. Chiou, D. C. Juan, Y. T. Chen, and S. C. Chang, “Fine –Grained Sleep Transistor Sizing Algorithm for Leakage Power Minimization,” In Proc. Int’l 44th Design Automation Conf.,pp81-86,Jun. 2007.

[5]N. Jayakumar and S. P Khatri, “An Algorithm to Minimize Leakage through Simultaneous Input Vector Control and Circuit Modification,” In Proc. Int’l Design, Automation, and Test in Europe Conf., pp.1-6 , Apr. 2007.

[6]T. Y. Wu, J. L. Tzeng, and K. Y. Chen, “A Fast Probability-Based Algorithm for Leakage Current Reduction Considering Controller Cost,” in Proc. Asian and South Pacific, Design Automation Conf., ASP-DAC, pp.672-677 , Jan. 2007.

[7]H. Wu, D. F. Wong, and I. M. Liu, “Timing Constraint and Voltage-Island-Aware Voltage Assignment,” in Proc. Int’l 43th Design Automation Conf., pp. 429-432, Jul. 2006.

[8]W. K. Mak and J. W. Chen, “Voltage Island Generation under Performance Requirement for Soc Design,” in Proc. Asian and South Pacific, Design Automation Conf., ASP-DAC, pp.798-803, Jan. 2007.

[9]H. Y. Liu, W. P. Lee, and Y. W. Cheng, “A Provably Good Approximation Algorithm for Power Optimization Using Multiple Supply Voltage,” in Proc. 44th Design Automation Conf., pp. 887-890,Jun. 2007.

[10]L. S. Ching, F. Y. Young, C. K. Leung, and C.Chu, “Post-Placement voltage Island Generation,” in Proc. Int’l Computer-Aided Design Conf., pp. 641-646, Nov. 2006.

[11]L. Guo, Y. Cai, Q. Zhou, and X. Hong, “Logic and Layout Aware Voltage Island Generation for Low Power Design,” in Proc. Asian and South Pacific, Design Automation Conf., ASP-DAC, pp.666-671, Jan. 2007.

[12]L. Guo, Y. Cai, Q. Zhou, and X. Hong, “Power Driven Placement with Layout Aware Supply Voltage Assignment for Voltage Island Generation in Dual-Vdd Designs,” in Proc. Asian and South Pacific, Design Automation Conf., ASP-DAC, pp.582-587, Jan. 2006.

[13]H. Wu and D. F. Wong, “Improving Voltage Assignment by Outlier Detection and Incremental Placement,” in Proc. 44th Design Automation Conf., pp. 459-464, Jun. 2007.

[14]H. Wu, D. F. Wong, I. M. Liu, and Y. Wang, “Placement-Proximity-Based Voltage Island Grouping Under Performance Requirement,” IEEE Trans. Computer-Aided Design of Integrated Circuits and Systems, PP.1256-1268, VOL. 26, NO.7, Jul. 2007.

[15]Q. Ma and F. Y. Young, “Voltage Island-Driven Floorplanning,” in Proc. Int’l Computer-Aided Design Conf., pp.644-649, Nov. 2007.

[16]K. Usami, M. Igarashi, F. Minami, M. Ishikawa, M. Ichida, and K. Nogami, “Automated Low–Power technique exploiting multiple supply voltages applied to a media processor,” IEEE Jour. Solid-State Circuits, pp. 463-472, Mar. 1998.

[17]Sarvesh H. Kulkarni, and D. Sylvester, “High Performance Level Conversion for Dual VDD Design,” IEEE Trans. Very Large Scale Integration (VLSI) systems, VOL. 12, NO. 9, pp.926-936, Sep. 2004.

[18]S. A. Tawfik and V. Kursun,” Multi-Vth Level Conversion Circuits for Multi-VDD Systems,” in Int’l Symp. Circuits and Systems, ISCAS, pp. 1397-1400, May 2007.

[19]F. Aezinia and Ali Afzali-Kusha, “Low Power High Performance Level Converter for Dual Supply Voltage Systems,” Trans. Institute of Electronics, Information and Communication Engineers Electronics Express, IEICE,Vol.4,No.9, pp.306–311, May 2007.

[20]R. Puri, L. Stok, J. Cohn, D. Kung, D. Pan, and D. Sylvester, A. Srivastava, and S. Kulkarni, “Pushing ASIC Performance in a Power Envelop,” In Proc. 40th Design Automation Conf., pp.788-793, Jun. 2003.

[21]L. Y. Chiou and S. C. Lou, “An Energy-Efficient Dual-Edge Triggered Level-Converting Flip-Flop,” in Int’l Symp. Circuits and Systems, ISCAS, pp.1157-1160, May 2007.

[22]S. Lin, H. Yang, and R. Luo, “A Novel Low Power Interface Circuit Design Technique for Multiple Voltage Islands Scheme,” in Int’l Symp. Circuits and Systems, ISCAS, pp.1401-1404, May 2007.

[23]S. A.Tawfik and V. Kursun,” Low-Power Low-Voltage Hot-Spot Tolerant Clocking with Suppressed Skewed,” in Int’l. Symp. Circuits and Systems, ISCAS, pp.645-648, May 2007.

[24]L. T. Wang, C. W. Wu, and X. Wen, VLSI Test Principles and Architectures: Design for Testability, Morgan Kaufmann publications, ISBN 13:978-0-12-370597, ISBN 10:0-12-370597-5

[25]V. Zyuban and S. V. Kosonocky, “Low Power Integrated Scan-Retention Mechanism,” in Int’l Symp. Low Power Electronics and Design, pp.98-102, Aug. 2002.

[26]N. Nedovic and V. G. Oklobdzija, “Hybrid Latch Flip-Flop with Improved Power Efficiency,” In Int’l Symp. Circuits and Systems, ISCAS, pp 211-215, Sep. 2000.

[27]J. Tschanz, S. Narendra, Z. Chen, S. Borkar, M. Sachdev, and V. De, “Comparative Delay and Energy of Single Edge-Triggered & Dual Edge-Triggered Pulses Flip-Flops for High-Performance Microprocessors,” in Int’l Symp. Low Power Electronics and Design, pp.147-152, Aug. 2001.

[28]N. Nedovic and V. G. Oklobdzija, “Dynamic Flip-Flop with Improved Power”, in Proc. Solid-State Circuits Conf., pp.376-379, Sep. 2000.

[29]V. Zyuban and D.Meltzer, “Clocking Strategies and Scannable Latches for Low Power Applications,” in Int’l Symp. Low Power Electronics and Design, pp. 346-351, Aug. 2001.

[30]J. Kim and Y. Shin, “Minimizing Leakage Power in Sequential Circuits by Using Mixed Vt Flip-Flops,” in Int’l Conf. Computer-Aided Design, pp.797-802, Nov. 2007.

[31]B. Stefano, D. Bertozzi, L. Benini, and E. Macii, “Process Variation Tolerant Pipeline Design Through a Placement-Aware Multiple Voltage Island Design Style,” in Proc. Int’l Design, Automation and Test in Europe Conf., pp.967-972, Mar. 2008.
QRCODE
 
 
 
 
 
                                                                                                                                                                                                                                                                                                                                                                                                               
第一頁 上一頁 下一頁 最後一頁 top