跳到主要內容

臺灣博碩士論文加值系統

(3.231.230.177) 您好!臺灣時間:2021/07/27 14:36
字體大小: 字級放大   字級縮小   預設字形  
回查詢結果 :::

詳目顯示

我願授權國圖
: 
twitterline
研究生:賴威豪
研究生(外文):Wei-How Lai
論文名稱:利用"Don’tCare"資訊之低功率三元內容定址記憶體設計
論文名稱(外文):Using "Don’t Care" information for Low-Power TCAM Design
指導教授:張延任
學位類別:碩士
校院名稱:國立中興大學
系所名稱:資訊科學與工程學系
學門:工程學門
學類:電資工程學類
論文種類:學術論文
畢業學年度:96
語文別:中文
論文頁數:61
中文關鍵詞:低功率三元內容定址記憶體
外文關鍵詞:low powerternary content addressable memory
相關次數:
  • 被引用被引用:1
  • 點閱點閱:132
  • 評分評分:
  • 下載下載:0
  • 收藏至我的研究室書目清單書目收藏:0
本論文中,我們將提出一個以單一搜尋線(search line)為基礎的三元內容可定址記憶體(Ternary Content Addressable Memories, TCAM)架構,以達到低功率的目的。相較於傳統TCAM的設計,我們所提出的架構的改變在於TCAM cell本身架構上,首先先利用一條搜尋線完成傳統的搜尋比對,且利用搜尋致能將需要從新設定的搜尋線的動作去除用以減少搜尋線上的轉換,接下來則利用TCAM cell的特性,也就是第三種儲存狀態”X”,來減少靜態功率消耗以及利用此項來做條件式的搜尋比對。
本設計使用TSMC 0.13 1P8M製程來設計並驗證電路,電路大小為32bit * 128。實際模擬結果在1.2v的供應電壓下,能夠節省大約10%~69%的動態功率消耗,以及大約13%的靜態功率消耗。
In this paper, we will propose a low power ternary content addressable memory based on Single-Search Line. First, we using single search line to complete the search and the comparison in tradition construction. Second, we using the control signal to avoid resetting the voltage on search line. Third, we using the characteristic of ternary content addressable memory is “Don’t care” that we can decrease the static power, and using the “Don’t Care” to completion the portioned search. The whole design was fabricated with the TSMC 0.13um CMOS process with 128X32 TCAM size. At 1.2v supply voltage, we can decrease 10%~69% dynamic power dissipation, and also can decrease 13% static power dissipation
摘要 2
1、簡介 10
2、傳統三元內容可定址記憶體架構設計(TCAM) 14
2.1、傳統TCAM運作 14
2.2、TCAM的功率消耗分析 21
2.3、相關研究 28
3、我們所提出的低功耗TCAM(SSL TCAM) 31
3.1 單一搜尋線特性 31
3.2 加入搜尋致能(SEARCH ENABLE)信號的改善 37
3.3 利用”X”來截斷供應電源 42
3.4 利用”X”來對搜尋線做部分式搜尋 49
4、實驗結果分析 51
4.1 模擬時序圖 51
4.2 TRACE分析 55
4.3 路由表內部資料分析 56
4.4 功率消耗分析 58
4.5 效能分析 60
5、晶片製作 62
5.1 晶片設計流程 62
5.2 晶片佈局圖與細部佈局圖 64
6、結論 66
7、未來展望 67
8、參考文獻 68
[1]Chi-Sheng Lin, Kuan-Hua Chen, and Bin-Da Liu, “ Low-Power And Low-Voltage Fully Parallel Content-Addressable Memory,” Circuits and Systems, 2003. ISCAS ''03, May 2003 ,PP. 373-376

[2] Arsovski, I.Chandler, T.Sheikholeslami,“A ternary content addressable memory (TCAM) based on 4T static storage and including a current-race sensing scheme”, IEEE J. Solid-State Circuits 2003,PP. 155 - 158.

[3] Deepak S Vijayasarathi, Mehrdad Nourani, Mohammad J. Akhbarizadeh, Poras T. Balsara,” Ripple-Precharge TCAM:A Low-Power Solution for Network Search Engines”, Center for Integrated Circuits & Systems, Proceedings of the 2005 International Conference on Computer Design (ICCD’05) ,2005 IEEE,PP.243-248

[4]Nitin Mohan and Manoj Sachdev, “Low Power Dual Matchline Ternary Content Addressable Memory”, Electrical and Computer Engineering, University of Waterloo, Ontario, Canada N2L 3G1,IEEE 2004, PP. 633-6 Vol.2

[5]閘級層次低功率實現技術之改善, “Improvement of Gate-Level Low Power Implementation Methodology”, 龍巧玲 Chiao-Ling Lung 陳繼展 Ji-Jan Chen
[6]Taskin Kocak *, Faysal Basci,” A power-ecient TCAM architecture for network forwarding tables”, Department of Electrical and Computer Engineering, University of Central Florida, Orlando, FL 32816-2450, United States, Journal of Systems Architecture 52 (2006) PP.307–314

[7]bgp.potaroo.net, “BGP Routing Table Analysis Reports,” 2004

[8] Rahul M. Rao, Jeffrey L. Burns*, Richard B. Brown,” Circuit Techniques for Gate and Sub- Threshold Leakage Minimization in Future CMOS Technologies”, Solid-State Circuits Conference, 2003. ESSCIRC ''03. Proceedings of the 29th European,PP. 313-316

[9] Chi-Sheng Lin, Kuan-Hua Chen, Bin-Da Liu, “Low-power and low-voltage fully parallel content-addressable memory”, Circuits and Systems, 2003. ISCAS ''03. Proceedings of the 2003 International Symposium on Publication Date: 25-28 May 2003

[10] Kuo-Hsing Cheng, Chia-Hung Wei, Shu-Yu Jiang, “Static Divided Word Matching Line For Low-power Content Addressable Memory Design”, Circuits and Systems, 2004. ISCAS ''04. Proceedings of the 2004 International Symposium on Publication Date: 23-26 May 2004

[11] Delgado-Frias, J.G., Yu. A, Nyathi.J, “A dynamic Content Addressable Memory Using a 4-Transistor Cell”, Design of Mixed-Mode Integrated Circuits and Applications, 1999. Third International Workshop on Publication Date:1999, On Page 110-113
QRCODE
 
 
 
 
 
                                                                                                                                                                                                                                                                                                                                                                                                               
第一頁 上一頁 下一頁 最後一頁 top