隨著半導體製程的進步與發展，積體電路產品已經成為民生用品般地大量製造與使用，許多整合多功能的系統晶片(SoC)已經成為各電子公司的產品研發主力，電子產業也在這個領域有長足的進步與發展。但由於半導體製造技術的日新月異，使得積體電路對靜電放電防護的能力下降很多，同時由於操作電壓一直在下降，但是週邊電路的電壓卻未隨半導體製程的進步而降低，所以在扮演晶片輸入輸出媒介的混合電壓界面(Mixed-Voltage I/O Interface)上將會產生許多問題，尤其在電子系統訊號整合上。因此要在此混合電壓電路加上其靜電放電保護電路，需要考量界面電壓轉換、混合電壓界面間的漏電流 (Leakage Current)、混合電壓界面電路的可靠度(Reliability)等問題。因此，在混合電壓界面上，如何仔細評估這些問題進而設計出具有高的靜電放電防護能力的電路將是當今以及未來積體電路設計上的重要課題，這個主題隨著半導體製程進入 0.13微米 以及90奈米之後，對積體電路設計產業更加重要。另外，隨著高壓金氧半製程在面版驅動電路(LCD Driver ICs)、電源供應器(Power Supplies)、電源管理(Power Management)，以及汽車電子(Automotive Electronics)等使用的普及化，對於使用在這些應用的輸出端以及當作靜電放電保護元件的高壓電晶體來說，靜電放電的可靠度問題將比在一般低壓製程的元件來得嚴重，因此如何有效改善靜電放電耐壓能力，將是這些高壓積體電路設計上很重要的課題，這個主題也隨著這些產業應用上的多元化而更趨重要。所以本論文分別針對了混合電壓界面電路以及高壓金氧半製程應用上的限制與困難作討論，並進一步設計出有效的靜電放電防護電路以適用在各相關應用之積體電路晶片。
首先，本論文提出了一種新型的低電壓驅動雙載子接面電晶體(Low-Voltage-Triggered PNP, LVTPNP)來當作混合電壓輸入輸出界面（Mixed-Voltage I/O Interfaces）之靜電放電保護元件。此新型靜電放電保護元件是在CMOS製程中寄生的雙載子接面電晶體的N型井（N-Well）以及P型基板（P-Substrate）接面上，額外植入N型或是P型的擴散離子所構成，以降低N型井以及P型基板接面的崩潰電壓，當輸入電壓比VDD高（Over-VDD）或比VSS低（Under-VSS）時，不會有漏電以及閘極氧化層的可靠度問題。在0.35微米互補式金氧半製程，已經驗證了此低電壓驅動雙載子接面電晶體會比傳統寄生的雙載子接面電晶體的靜電放電耐受程度來得高，而該元件的最佳化佈局方式（Layout Style）也在0.35微米以及0.25微米互補式金氧半製程中驗證來提升元件本身的靜電放電耐受程度，經由實驗證明，具有多指狀（Multi-Finger）佈局方式的元件靜電放電耐受程度會比單指狀（Single Finger）的要來得高。除此之外，在0.25微米製程的晶片驗證下，具有多指狀佈局方式的低電壓驅動雙載子接面電晶體搭配電源間的靜電放電箝制電路(Power-Rail ESD Clamp Circuit)成功地提升了非同步數位用戶專線（Asymmetric Digital Subscriber Line, ADSL）輸入級的靜電放電耐受程度，此輸入級的訊號界於5V到-1V之間，此電壓同時超過了該IC之VDD（2.5V）和低過了該IC之VSS（0V）。
本論文研究的第二部分，為了提供有效的靜電放電防護於1.2/2.5V混合電壓輸入輸出界面，本論文提出了新型的靜電放電保護架構並在0.13微米製程中成功驗證，此架構同時利用了靜電放電匯流排（ESD BUS）以及可耐高工作電壓之靜電放電箝制電路（High-Voltage-Tolerant ESD Clamp Circuit）來實現。當混合電壓輸入輸出界面的銲墊（Pad）對VDD（或VSS）之間遭受靜電轟擊或是輸入輸出腳對腳（Pin-to-Pin）之間遭受靜電轟擊時，此靜電放電保護架構都可以提供相對應的放電路徑來避免內部電路遭受靜電損壞。在此靜電放電防護電路中，可耐高工作電壓之靜電放電箝制電路都是利用1.2V低壓元件來實現，並可安全地在2.5V的電壓偏壓下工作而不會有閘極氧化層的可靠度問題。由實驗可知，比起一般的堆疊式電晶體（Stacked-NMOS）而言，基板觸發（Substrate Triggered）技術可以有效提升該可耐高工作電壓之靜電放電箝制電路的導通速度以及靜電放電耐受程度。在堆疊式電晶體的元件尺寸為480um/0.2um的大小之下，1.2/2.5V的混合電壓輸入輸出界面之人體放電模式靜電放電耐壓能力(HBM ESD levels)可以從原本的5kV增加到6.5kV;同時，機械放電模式靜電放電耐壓能力(MM ESD levels)可以從原本的275V增加到400V。
本論文研究的第三部份，為了提升應用在車用電子（Automotive Electronics）中的真空螢光顯示器（Vacuum-Fluorescent-Display, VFD）驅動IC的靜電放電耐受程度，本論文提出一種新型的靜電放電保護的元件結構。此元件結構是在高壓P型的金氧半電晶體（HVPMOS）的汲極當中植入一個N型離子佈植來形成一個嵌入式高壓P型矽控整流器（High-Voltage P-Type Silicon Controlled Rectifier, HVPSCR）路徑，此結構只需要加入額外的N型離子局部佈局面積即可實現。在0.5微米的互補式金氧半製程中，成功驗證了具有此嵌入式高壓P型矽控整流器的真空螢光顯示器驅動積體電路的人體放電模式靜電放電耐壓能力可以從不到500V增加到8kV;同時，當元件尺寸為500um/2um、600um/2um以及800um/2um時，機械放電模式之靜電放電耐壓能力可以通過1100V、1300V以及1900V的靜電測試。此外，此嵌入式高壓P型矽控整流器的真空螢光顯示器驅動積體電路可成功通過 �b200mA的閂鎖（Latchup）測試。
本論文研究的第四部分，觀察到使用在輸出端以及當作靜電放電保護元件的高壓電晶體，靜電放電的可靠度問題比在一般製程的元件來得嚴重，因此本論文利用40-V金氧半製程對於不同元件結構以及汲極到閘極的距離（Layout Spacing from Drain to Polygate）做一深入探討。實驗結果成功驗證了汲極下端沒有植入的飄移摻雜（Drift Implant）佈局的高壓金氧半電晶體比起汲極下端有加入移摻雜的高壓金氧半電晶體有較高的二次崩潰電流（Secondary Breakdown Current, It2）以及較好的靜電放電防護能力。在所有元件結構當中，嵌入在高壓N型的金氧半電晶體中的高壓N型矽控整流器（HVNSCR）並在汲極下端移除了飄移摻雜的結構，具有最高的二次崩潰電流以及靜電放電耐受度。此外，元件模擬技巧也成功地分析了有無飄移摻雜對於元件內電流分佈的影響。
本論文分別針對了混合電壓界面電路以及高壓金氧半製程應用上的限制與困難作討論，並進一步設計出有效的靜電放電防護電路應用在各相關之積體電路晶片。本博士論文所提出電路已經有相對應的國際期刊與會議論文發表以及專利申請。

The scaling trend of the CMOS technology is toward the nanometer region to increase the speed and density of the transistors in integrated circuits. Due to the reliability issue, the power supply voltage is also decreased with the advanced technologies. However, in an electronic system, some circuits could be still operated at high voltage levels. If the circuits realized with low-voltage devices are operated at high voltage levels, the gate-oxide breakdown and leakage issues will occur. Therefore, for the CMOS integrated circuits (ICs) with the mixed-voltage I/O interfaces, the on-chip electrostatic discharge (ESD) protection circuits will meet more design constraints and difficulties. The on-chip ESD protection circuit for mixed-voltage I/O interfaces should meet the gate-oxide reliability constraints and prevent the undesired leakage current paths during normal circuit operating operation. During ESD stress condition, the on-chip ESD protection circuit should provide effective ESD protection for the internal circuits. In high-voltage CMOS technology, high-voltage transistors have been widely used for display driver ICs, power supplies, power management, and automotive electronics. The high-voltage MOSFET was often used as the ESD protection device in the high-voltage CMOS ICs, because it can work as both of output driver and ESD protection device simultaneously. With an ultra-high operating voltage, the ESD robustness of high-voltage MOSFET is quite weaker than that of low-voltage MOSFET. Hence, how to improve the ESD robustness of HV NMOS with a reasonable silicon area is indeed an important reliability issue in HV CMOS technology. In this thesis, some new ESD protection structures are proposed to improve ESD robustness of the high-voltage IC products fabricated in CMOS technology.
To protect the mixed-voltage I/O interfaces for signals with voltage levels higher than VDD (over-VDD) and lower than VSS (under-VSS), ESD protection design with the low-voltage-triggered PNP (LVTPNP) device in CMOS technology is proposed. The LVTPNP is realized by inserting N+ or P+ diffusion across the junction between N-well and P-substrate of the PNP device. The LVTPNP devices with different structures have been investigated and compared in CMOS processes. The experimental results in a 0.35-um CMOS process have proven that the ESD level of the proposed LVTPNP is higher than that of the traditional PNP device. Furthermore, layout on LVTPNP device for ESD protection in mixed-voltage I/O interfaces is also optimized in this work. The experimental results verified in both 0.35-um and 0.25-um CMOS processes have proven that the ESD levels of the LVTPNP drawn in the multi-finger layout style are higher than that drawn in the single finger layout style. Moreover, one of the LVTPNP devices drawn with the multi-finger layout style has been used to successfully protect the input stage of an ADSL IC in a 0.25-um salicided CMOS process.
To increase the system-on-chip ESD immunity of micro-electronic products against system-level ESD stress, the chip-level ESD/EMC protection design should be enhanced. Considering gate-oxide reliability, a new ESD protection scheme with ESD_BUS and high-voltage-tolerant ESD clamp circuit for 1.2/2.5 V mixed-voltage I/O interfaces is proposed in this chapter. The devices used in the high-voltage-tolerant ESD clamp circuit are all 1.2 V low-voltage NMOS/PMOS devices which can be safely operated under the 2.5 V bias conditions without suffering from the gate-oxide reliability issue. The four-mode (PS, NS, PD, and ND) ESD stresses on the mixed-voltage I/O pad and pin-to-pin ESD stresses can be effectively discharged by the proposed ESD protection scheme. The experimental results verified in a 0.13 um CMOS process have confirmed that the proposed new ESD protection scheme has high human-body-model (HBM) and machine-model (MM) ESD robustness with a fast turn-on speed. The proposed new ESD protection scheme, which is designed with only low-voltage devices, is an excellent and cost-efficient solution to protect mixed-voltage I/O interfaces.
To greatly improve ESD robustness of the vacuum-fluorescent-display (VFD) driver IC for automotive electronics applications, a new electrostatic discharge protection structure of high-voltage P-type silicon controlled rectifier (HVPSCR) embedded into the high-voltage PMOS device is proposed. By only adding the additional N+ diffusion into the drain region of high-voltage PMOS, the TLP-measured secondary breakdown current (It2) of output driver has been greatly improved greater than 6A in a 0.5-µm high-voltage CMOS process. Such ESD-enhanced VFD driver IC, which can sustain HBM ESD stress of up to 8kV, has been in mass production for automotive applications in car without latchup problem. Moreover, with device widths of 500um, 600um, and 800um, the MM ESD levels of the HVPSCR are as high as 1100V, 1300V, and 1900V, respectively.
The dependences of drift implant and layout parameters on ESD robustness in a 40-V CMOS process have been investigated in silicon chips. From the experimental results, the HV MOSFETs without drift implant in the drain region have better TLP-measured It2 and ESD robustness than those with drift implant in the drain region. Furthermore, the It2 and ESD level of HV MOSFETs can be increased as the layout spacing from the drain diffusion to polygate is increased. It was also demonstrated that a specific test structure of HV n-type silicon controlled rectifier (HVNSCR) embedded into HV NMOS without N-drift implant in the drain region has the excellent TLP-measured It2 and ESD robustness. Moreover, due to the different current distributions in HV NMOS and HVNSCR, the dependences of the TLP-measured It2 and HBM ESD levels on the spacing from the drain diffusion to polygate are different.
In this thesis, the novel ESD protection circuits have been developed for mixed-voltage
I/O interfaces and high-voltage CMOS process with high ESD robustness. Each of the ESD protection circuits has been successfully verified in the testchips.

ABSTRACT (CHINESE) i
ABSTRACT (ENGLISH) v
ACKNOWLEDGEMENTS viii
CONTENTS ix
TABLE CAPTIONS xiii
FIGURE CAPTIONS xiv

CHAPTER 1 INTRODUCTION 1
1.1 Background 1
1.2 Issue of Mixed-Voltage I/O Interfaces 1
1.3 Issue of High-Voltage CMOS ICs 4
1.4 Thesis Organization 5
Figures 7

CHAPTER 2 OVERVIEW ON ESD PROTECTION DESIGN FOR MIXED-VOLTAGE I/O CIRCUITS 11
2.1 Substrate-Triggered Stacked-NMOS Device 11
2.2 Extra ESD Device between I/O Pad and VSS 13
2.3 Extra ESD Device between I/O Pad and VDD 15
2.4 ESD Protection Design with ESD Bus 16
2.5 Special Applications 17
2.6 Summary 18
Figures 19

CHAPTER 3 ESD PROTECTION DESIGN WITH LOW-VOLTAGE-TRIGGERED PNP (LVTPNP) DEVICES FOR MIXED-VOLTAGE I/O INTERFACE
25
3.1 ESD Protection Design with LVTPNP Device 25
3.1.1 Device Structures and TLP-Measured I-V Characteristics 26
3.1.2 Layout Parameters of LVTPNP Devices on HBM ESD Levels 27
3.1.3 Multi-Finger Layout Style for LVTPNP 29
3.2 Application in ADSL Interface 31
3.2.1 ESD Protection Design with LVTPNP for Input Stage of ADSL 31
3.2.2 HBM ESD Levels of ADSL with the Type3 LVTPNP 33
3.2.3 Failure Analysis 34
3.3 Summary 34
Tables 36
Figures 40

CHAPTER 4 HIGH-VOLTAGE-TOLERANT ESD CLAMP CIRCUIT IN LOW-VOLTAGE THIN-OXIDE TECHNOLOGY 55
4.1 ESD Protection Scheme for Mixed-Voltage I/O Interface 55
4.2 High-Voltage-Tolerant ESD Clamp Circuit 57
4.2.1 Substrate-Triggered STNMOS 57
4.2.2 Operation Principle 58
4.2.3 H-Spice Simulated Results 59
4.3 Experiment Results 60
4.3.1 Characteristics of Substrate-Triggered STNMOS 60
4.3.2 Turn-on Speed 61
4.3.3 ESD Robustness of STNMOS Devices 62
4.4 Summary 62
Tables 63
Figures 64



CHAPTER 5 ESD PROTECTION DESIGN FOR AUTOMOTIVE VACUUM-FLUORESCENT-DISPLAY (VFD) DRIVER IC 72
5.1 Original Design for VFD I/O 72
5.1.1 Device Structure and I-V Characteristic of the HVPMOS 73
5.1.2 ESD robustness and Failure Analysis 73
5.2 New ESD Design for VFD I/O 74
5.2.1 Device Structure and Turn-on Mechanism of the HVPSCR 74
5.2.2 ESD Protection Design for VFD I/O with Both HVPSCR and
Power-Rail ESD Clamp Circuit 76
5.3 Experimental Results 77
5.3.1 I-V Characteristic of the HVPSCR 77
5.3.2 ESD robustness of the VFD Driver IC 79
5.4 Summary 79
Tables 81
Figures 82

CHAPTER 6 ESD ROBUSTNESS OF ON-CHIP ESD PROTECTION DEVICES IN 40-V CMOS TECHNOLOGY 96
6.1 Device Structures in 40-V CMOS Process 96
6.1.1 HV NMOS With or Without N-Drift Implant 97
6.1.2 HV PMOS With or Without P-Drift Implant 97
6.1.3 HVNSCR With or Without N-Drift Implant 98
6.2 Experimental Results and Discussion 99
6.2.1 TLP-Measured I-V Characteristics 99
6.2.2 HBM ESD Robustness 103
6.2.3 Failure Analysis 105
6.3 Summary 105
Tables 106
Figures 107

CHAPTER 7 CONCLUSIONS AND FUTURE WORK 120
7.1 Main Results of This Thesis 120
7.2 Future Works 122

REFERNCES 123
VITA 131
PUBLICATION LIST 132

[1] ESD Association Standard Test Method ESD STM5.1-2001, for Electrostatic Discharge Sensitivity Testing – Human Body Model (HBM) – Component Level, 2001.
[2] A. Wang, On-Chip ESD Protection for Integrated Circuits, Boston, Kluwer, 2001.
[3] A. Amerasekera and C. Duvvury, ESD in Silicon Integrated Circuits, 2nd Edition, John Wiley & Sons, Ltd., England, 2002.
[4] S. Voldman, ESD Physics and Devices, John Wiley & Sons, Ltd., England, 2004.
[5] C. Duvvury, R. Rountree, and O. Adams, “Internal chip ESD phenomena beyond the protection circuit,” IEEE Trans. on Electron Devices, vol. 35, no. 12, pp. 2133–2139, Dec. 1988.
[6] C. Johnson, T. J. Maloney, and S. Qawami, “Two unusual HBM ESD failure mechanisms on a mature CMOS process,” in Proc. EOS/ESD Symp., 1993, pp. 225–231.
[7] V. Puvvada and C. Duvvury, “A simulation study of HBM failure in an internal clock buffer and the design issue for efficient power pin protection strategy,” in Proc. EOS/ESD Symp., 1998, pp. 104–110.
[8] M.-D. Ker, “Whole-chip ESD protection design with efficient VDD-to-VSS ESD clamp circuits for submicron CMOS VLSI,” IEEE Trans. Electron Devices, vol. 46, no. 1, pp. 173–183, Jan. 1999.
[9] T. Furukawa, D. Turner, S. Mittl, M. Maloney, R. Serafin, W. Clark, J. Bialas, L. Longenbach, and J. Howard, “Accelerated gate-oxide breakdown in mixed-voltage I/O circuits,” in Proc. IEEE Int. Reliability Physics Symp., 1997, pp. 169–173.
[10] E. Takeda and N. Suzuki, “An empirical model for device degradation due to hot-carrier injection,” IEEE Electron Device Lett., vol. 4, no. 4, pp. 111–113, Apr. 1983.
[11] S. Voldman, “ESD protection in a mixed voltage interface and multirail disconnected power grid environment in 0.5- and 0.25-μm channel length CMOS technologies,” in Proc. EOS/ESD Symp., 1994, pp. 125–134.
[12] S. Dabral and T. J. Maloney, Basic ESD and I/O Design, John Wiley & Sons, Inc., New York, 1998.
[13] M. Hargrove, S. Crowder, E. Nowak, R. Logan, L. Han, H. Ng, A. Ray, D. Sinitsky, P. Smeys, F. Guarin, J. Oberschmidt, E. Crabbe, D. Yee, and L. Su, “High-performance sub-0.08-μm CMOS with dual gate oxide and 9.7-ps inverter delay,” in IEDM Tech. Dig., 1998, pp. 627–630.
[14] S. Poon, C. Atwell, C. Hart, D. Kolar, C. Lage, and B. Yeargain, “A versatile 0.25-μm CMOS technology,” in IEDM Tech. Dig., 1998, pp. 751–754.
[15] M. Takahash, T. Sakurai, K. Sawada, K. Nogami, M. Ichida, and K. Matsud, “3.3V-5V compatible I/O circuit without thick gate oxide,” in Proc. IEEE Custom Integrated Circuits Conf. (CICC), 1992, pp. 23.3.1–23.3.4.
[16] M. J. M. Pelgrom and E. C. Dijkmans, “A 3/5 V compatible I/O buffer,” IEEE J. Solid-State Circuits, vol. 30, no. 7, pp. 823–825, Jul. 1995.
[17] J. Conner, D. Evans, G. Braceras, J. Sousa, W. Abadeer, S. Hall, and M. Robillard, “Dynamic dielectric protection for I/O circuits fabricated in a 2.5-V CMOS technology interfacing to a 3.3-V LVTTL bus,” in Int. VLSI Circuits Symp. Tech. Dig., 1997, pp. 119–120.
[18] G. Singh and R. Salem, “High-voltage-tolerant I/O buffers with low-voltage CMOS process,” IEEE J. Solid-State Circuits, vol. 34, no. 11, pp. 1512–1525, Nov. 1999.
[19] H. Sanchez, J. Siegel, C. Nicoletta, J. Nissen, and J. Alvarez, “A versatile 3.3/2.5/1.8-V CMOS I/O driver built in a 0.2-μm 3.5-nm Tox 1.8-V CMOS technology,” IEEE J. Solid-State Circuits, vol. 34, no. 11, pp. 1501–1511, Nov. 1999.
[20] A. J. Annema, G. Geelen, and P. De Jong, “5.5-V I/O in a 2.5-V 0.25-μm CMOS technology,” IEEE J. Solid-State Circuits, vol. 36, no. 3, pp. 528–538, Mar. 2001.
[21] C.-H. Chuang and M.-D. Ker, “Design on mixed-voltage-tolerant I/O interface with novel tracking circuits in a 0.13-μm CMOS technology,” in Proc. IEEE Int. Symp. Circuits and Systems, 2004, pp. 577–580.
[22] W. Anderson and D. Krakauer, “ESD protection for mixed-voltage I/O using nMOS transistors stacked in a cascode configuration,” in Proc. EOS/ESD Symp., 1998, pp. 54–71.
[23] J. Miller, M. Khazhinsky, and J. Weldon, “Engineering the cascoded nMOS output buffer for maximum Vt1,” in Proc. EOS/ESD Symp., 2000, pp. 308–317.
[24] M.-D. Ker, H.-C. Hsu, and J.-J. Peng, “ESD Implantation for sub-quarter-micron CMOS technology to enhance ESD robustness,” IEEE Trans. Electron Devices, vol. 50, no. 10, pp. 2126–2134, Oct. 2003.
[25] V. A. Vashchenko, A. Concannon, M. Ter-Beek, and P. Hopper, “Physical limitation of the cascoded snapback nMOS ESD protection capability due to the non-uniform turn-off,” IEEE Trans. Device Mater. Reliab., vol. 4, no. 2 pp. 281–291, June 2004.
[26] J.-H. Lee, J.-R. Shih, Y.-H. Wu, and T.-C. Ong, “The failure mechanism of high voltage tolerance IO buffer under ESD,” in Proc. IEEE Int. Reliability Physics Symp., 2003, pp. 269–276.
[27] C.-Y. Huang, W.-F. Chen, S-Y Chuan, F.-C. Chiu, J.-C. Tseng, I-C. Lin, C.-J. Chao, L.-Y. Leu, and M.-D. Ker, “Design optimization of ESD protection and latchup prevention for a serial I/O IC,” Microelectron. Reliab., vol. 44, no. 2, pp. 213–221, Feb. 2004.
[28] W. Morris, “Latchup in CMOS,” in Proc. IEEE Int. Reliability Physics Symp., 2003, pp. 76–84.
[29] M.-D. Ker and W.-Y. Lo, “Methodology on extracting compact layout rules for latchup prevention in deep-submicron bulk CMOS technology,” IEEE Trans. Semicond. Manufact., vol. 16, no. 2 pp. 319–334, May 2003.
[30] H. Ballan and M. Declercq, High Voltage Devices and Circuits in Standard CMOS Technologies, Kluwer Academic, 1998.
[31] M. P. J. Mergens, W. Wilkening, S. Mettler, H. Wolf, A. Stricker, and W. Fichtner, “Analysis of lateral DMOS power devices under ESD stress conditions,” IEEE Trans. Electron Devices, vol. 47, no. 11, pp. 2128–2137, Nov. 2000.
[32] C. Duvvury, F. Carvajal, C. Jones, and D. Briggs, “Lateral DMOS design for ESD robustness,” in IEDM Tech. Dig., 1997, pp. 375–378.
[33] C. Duvvury, D. Briggs, J. Rodrigues, F. Carvajal, A. Young, D. Redwine, and M. Smayling, “Efficient npn operation in high voltage NMOSFET for ESD robustness,” in IEDM Tech. Dig., 1995, pp. 345–348.
[34] C. Duvvury, J. Rodriguez, C. Jones, and M. Smayling, “Device integration for ESD robustness of high voltage power MOSFETs,” in IEDM Tech. Dig., 1994, pp. 407–410.
[35] J.-H. Lee, J.-R. Shih, C.-S, Tang, K.-C. Liu, Y.-H. Wu, R.-Y. Shiue, T.-C. Ong, Y.-K. Peng, and J.-T. Yue, “Novel ESD protection structure with embedded SCR LDMOS for smart power technology,” in Proc. IEEE Int. Reliability Physics Symp., 2002, pp. 156–161.
[36] V. De Heyn, G. Groeseneken, B. Keppens, M. Natarajan, L. Vacaresse, and G. Gallopyn, “Design and analysis of new protection structures for smart power technology with controlled trigger and holding voltage,” in Proc. IEEE Int. Reliability Physics Symp., 2001, pp. 253–258.
[37] G. Bertrand, C. Delage, M. Bafleur, N. Nolhier, J. Dorkel, Q. Nguyen, N. Mauran, D. Tremouilles, and P. Perdu, “Analysis and compact modeling of a vertical grounded-base n-p-n bipolar transistor used as ESD protection in a smart power technology,” IEEE J. Solid-State Circuits, vol. 36, no. 9, pp. 1373–1381, Sep. 2001.
[38] M.-D. Ker and K.-H. Lin, “The impact of low-holding-voltage issue in high-voltage CMOS technology and the design of latchup-free power-rail ESD clamp circuit for LCD driver ICs,” IEEE J. Solid-State Circuits, vol. 40, no. 8, pp. 1751–1759, Aug. 2005.
[39] J.-H. Lee, J.-R. Shih, Y.-H. Wu, B.-K. Liew, and H.-L. Hwang, “An analytical model of positive HBM ESD current distribution and the modified multi-finger protection structure”, in Proc. IEEE Int. Symp. Physical and Failure Analysis of Integrated Circuits (IPFA), 1999, pp. 162–167.
[40] N. Boswell, “Vacuum fluorescent display developments,” IEE Colloquium on Graphic Display Devices, 1989, pp. 3/1–3/2.
[41] A. Slack, “Prospective developments in automotive instrumentation,” in Proc. IEEE Int. Electronics Manufacturing Technology Symp., 1998, pp. 10–15.
[42] M.-D. Ker and T.-Y. Chen, “Substrate-triggered technique for on-chip ESD protection design in a 0.18-µm salicided CMOS process,” IEEE Trans. Electron Devices, vol. 50, no. 4, pp. 1050–1057, Apr. 2003.
[43] M.-D. Ker, K.-H. Lin, and C.-H. Chuang, “On-chip ESD protection design with substrate-triggered technique for mixed-voltage I/O circuits in sub-quarter-micron CMOS process,” IEEE Trans. Electron Devices, vol. 51, no. 10, pp. 1628–1635, Oct. 2004.
[44] M.-D. Ker and H.-C. Hsu, “ESD protection design for mixed-voltage I/O buffer with substrate-triggered circuit,” IEEE Trans. Circuits and Systems I, vol. 52, no. 1, pp. 44–53, Jan. 2005.
[45] J. Smith, “A substrate triggered lateral bipolar circuit for high-voltage tolerant ESD protection applications,” in Proc. EOS/ESD Symp., 1998, pp. 63–71.
[46] M.-D. Ker and C.-H. Chuang, “ESD protection design for mixed-voltage CMOS I/O buffers,” IEEE J. Solid-State Circuits, vol. 37, no. 8, pp. 1046–1055, Aug. 2002.
[47] S. Voldman and G. Gerosa, “Mixed-voltage interface ESD protection circuits for advanced microprocessors in shallow trench and LOCOS isolation CMOS technologies,” in IEDM Tech. Dig., 1994, pp. 277–280.
[48] S. Voldman, G. Gerosa, V. Gross, S. Dickson, N. Furkay, and J. Slinkman, “Analysis of snubber-clamped diode-string mixed voltage interface ESD protection network for advanced microprocessors,” in Proc. EOS/ESD Symp., 1995, pp. 43–61.
[49] M. Tong, R. Gauthier, and V. Gross, “Study of gated PNP as an ESD protection device for mixed-voltage and hot-pluggable circuit applications,” in Proc. EOS/ESD Symp., 1996, pp. 280–284.
[50] T. Maloney and S. Dabral, “Novel clamp circuits for IC power supply protection,” in Proc. EOS/ESD Symp., 1995, pp. 1–12.
[51] M.-D. Ker and K.-H. Lin, “Design on ESD protection schemes for IC with power-down-mode operation,” IEEE J. of Solid-State Circuits, vol. 39, no. 8, pp. 1378–1382, Aug. 2004.
[52] E. R. Worley, R. Gupta, B. Jones, R. Kjar, C. Nguyen, and M. Tennyson, “Sub-micron chip ESD protection schemes which avoid avalanching junctions,” in Proc. EOS/ESD Symp., 1995, pp. 13–20.
[53] M.-D. Ker, T.-Y. Chen, C.-Y. Wu, and H.-H. Chang, “ESD protection design on analog pin with very low input capacitance for high-frequency or current-mode applications,” IEEE J. Solid-State Circuits, vol. 35, no. 8, pp. 1194–1199, Aug. 2000.
[54] C.-H. Chen, Y.-K. Fang, C.-C. Tsai, S. Tu, K.-L. Chen, and M.-C. Chang, “High voltage tolerant ESD design for analog applications in deep submicron CMOS technologies,” in Proc. IEEE Custom Integrated Circuits Conf., 2002, pp. 89–92.
[55] H.-H. Chang, M.-D. Ker, K.-T. Lee, and W.-H. Huang, “Output ESD protection using dynamic-floating-gate arrangement,” U.S. Patent # 6,034,552, Mar. 3, 2000.
[56] M.-D. Ker and C.-H. Chuang, “ESD implantations in 0.18-μm salicided CMOS technology for on-chip ESD protection with layout consideration,” in Proc. IEEE Int. Symp. Physical and Failure Analysis of Integrated Circuits (IPFA), 2001, pp. 85–90.
[57] M.-D. Ker and W.-J. Chang, “ESD protection design of low-voltage-triggered p-n-p devices and their failure modes in mixed-voltage I/O interfaces with signal levels higher than VDD and lower than VSS,” IEEE Trans. Device Mater. Reliab., vol. 5, no. 3, pp. 602–612, Sep. 2005.
[58] M.-D. Ker, W.-J. Chang, and W.-Y. Lo, “Low-voltage-triggered PNP devices for ESD protection design in mixed-voltage I/O interface with over-VDD and under-VSS signal levels” in Proc. IEEE Int. Symp. Quality Electronic Design (ISQED), 2004, pp. 433–438.
[59] W.-J. Chang and M.-D. Ker, “Layout optimization on low-voltage-triggered PNP devices for ESD protection in mixed-voltage I/O interfaces,” in Proc. IEEE Int. Symp. Physical and Failure Analysis of Integrated Circuits (IPFA), 2004, pp. 213–216.
[60] D. Neamen, Semiconductor Physics & Devices, 2nd ed., New York: McGraw-Hill, 1997.
[61] G. Notermans, A. Heringa, M. Van Dort, S. Jansen, and F. Kuper, “The effect of silicide on ESD performance,” in Proc. IEEE Int. Reliability Physics Symp., 1999, pp. 154–158.
[62] M.-D. Ker and C.-H. Chuang, “ESD protection design for high-speed I/O interfaces of stub series terminated logic (SSTL) in a 0.25-µm salicided CMOS process,” in Proc. IEEE Int. Symp. Physical and Failure Analysis of Integrated Circuits (IPFA), 2004, pp. 217–220.
[63] K. Esmark, W. Stadler, M. Wendel, H. Goher, X. Guggenmos, and W. Fichtner, “Advanced 2D/3D ESD device simulation-a powerful tool already used in a pre-Si phase“ in Proc. EOS/ESD Symp., 2000, pp. 420–429.
[64] A. Salman, R. Gauthier, W. Stadler, K. Esmark, M. Muhammad, C. Putnam, and D. Ioannou, “Characterization and investigation of the interaction between hot electron and electrostatic discharge stresses using NMOS devices in 0.13 μm CMOS technology” in Proc. IEEE Int. Reliability Physics Symp., 2001, pp. 219–225.
[65] K. Nikawa, “Optical beam induced resistance change (OBIRCH): overview and recent results,” in Proc. 16th Annual Meeting of IEEE Lasers and Electro-Optics Society (IEOS), 2003, vol. 2, pp. 742–743.
[66] L. Soon, D. Ling, M. Kuan, K.-W. Yee, D. Cheong, and G. Zhang, “Application of IR-OBIRCH to the failure analysis of CMOS integrated circuits,” in Proc. IEEE Int. Symp. Physical and Failure Analysis of Integrated Circuits (IPFA), 2003, pp. 86–91.
[67] M.-D. Ker, W.-J. Chang, C.-T. Wang, and W.-Y. Chen, “ESD protection for mixed-voltage I/O in low-voltage thin-oxide CMOS,” in IEEE Int. Solid-State Circuits Conf. (ISSCC) Tech. Dig. Papers, 2006, pp. 546–547.
[68] M.-D. Ker and K.-H. Lin, “Overview on electrostatic discharge protection designs for mixed-voltage I/O interfaces: design concept and circuit implementations,” IEEE Trans. Circuits and Systems I, vol. 53, no. 2, pp. 235–246, Feb. 2006.
[69] M.-D. Ker, W.-Y. Chen, and K.-C. Hsu, “Design on power-rail ESD clamp circuit for 3.3-V I/O interface by using only 1-V/2.5-V low-voltage devices in a 130-nm CMOS process,” IEEE Trans. Circuits and Systems I, vol. 53, no. 10, pp. 2187–2193, Feb. 2006.
[70] M.-D. Ker and W.-J. Chang, “Overview on ESD protection design for mixed-voltage I/O interfaces with high-voltage-tolerant power-rail ESD clamp circuits in low-voltage thin-oxide CMOS technology,” Microelectron. Reliab., vol. 47, no. 1, pp. 27-35, Jan. 2007.
[71] T. Li, C.-H. Tsai, E. Rosenbaum, and S.-M. Kang, “Substrate resistance modeling and circuit-level simulation of parasitic device coupling effects for CMOS I/O circuits under ESD stress,” in Proc. EOS/ESD Symp., 1998, pp. 281–289.
[72] X. Y. Zhang, K. Banerjee, A. Amerasekera, V. Gupta, Z. Yu, and R. W. Dutton, “Process and layout dependent substrate resistance modeling for deep sub-micron ESD protection devices,” in Proc. IEEE Int. Reliability Physics Symp., 2000, pp. 295–303.
[73] M.-D. Ker, W.-J. Chang, M. Yang, C.-C. Chen, M.-C. Chan, W.-T. Shieh, and K.-L. Yen, “ESD protection structure with embedded high-voltage p-type SCR for automotive vacuum-fluorescent-display (VFD) applications,” in Proc. IEEE Int. Symp. Physical and Failure Analysis of Integrated Circuits (IPFA), 2005, pp. 67–70.
[74] M.-D. Ker and W.-J. Chang, “On-chip ESD protection design for automotive vacuum-fluorescent-display (VFD) driver IC to sustain high ESD stress,” IEEE Trans. Device Mater. Reliab., in press, 2007.
[75] B. Keppens, M. P. J. Mergens, C. S. Trinh, C. C. Russ, B. V. Camp, and K. G. Verhaege, “ESD protection solutions for high voltage technologies,” in Proc. EOS/ESD Symp., 2004, pp. 289–298.
[76] M.-D. Ker, C.-Y. Wu, and H.-H. Chang, “Complementary-LVTSCR ESD protection circuit for submicron CMOS VLSI/ULSI,” IEEE Trans. Electron Devices, vol. 43, no. 4, pp. 588–598, Apr. 1996.
[77] M.-D. Ker and C.-Y. Wu, “Modeling the positive feedback regenerative process of CMOS latchup by a positive transient pole method-part I: theoretical derivation,” IEEE Trans. Electron Devices, vol. 42, no. 6, pp. 1141–1148, June 1995.
[78] M.-D. Ker and C.-Y. Wu, “Modeling the positive feedback regenerative process of CMOS latchup by a positive transient pole method-part II: quantitative evaluation,” IEEE Trans. Electron Devices, vol. 42, no. 6, pp. 1149–1155, June 1995.
[79] M. J. Hargrove, S. Voldman, R. Gauthier, J. Brown, K. Duncan, and W. Craig, “Latchup in CMOS technology,” in Proc. IEEE Int. Reliability Physics Symp., 1998. pp. 269–278.
[80] M.-D. Ker, “Lateral SCR devices with low-voltage high-current triggering characteristics for output ESD protection in submicron CMOS technology” IEEE Trans. Electron Devices, vol. 45, no. 4, pp. 849–860, Apr. 1998.
[81] M.-D. Ker and H.-H. Chang, “How to safely apply the LVTSCR for CMOS whole-chip ESD protection without being accidentally triggered on,” J. Electrostatics, vol. 47, no. 2 pp. 215–248, Oct. 1999.
[82] S. Pendharkar, R. Teggatz, J. Devore, J. Carpenter, T. Efland, and C.-Y. Tsai, “SCR-LDMOS: a novel LDMOS device with ESD robustness,” in Proc. Power Semiconductor Devices and ICs Symp., 2000, pp. 341–344.
[83] IC Latch-up Test, EIA/JEDEC Stand. No. 78, Electron. Industries Assoc., 1997.
[84] W.-J. Chang, M.-D. Ker, T.-H. Lai, T.-H. Tang, and K.-C. Su, “ESD robustness of 40-V CMOS devices with/without drift implant,” in Final Report of IEEE Integrated Reliability Workshop, 2006, pp. 167–170.
[85] W.-J. Chang and M.-D. Ker, “The impact of drift implant and layout parameters on ESD robustness for on-chip ESD protection devices in 40-V CMOS technology,” IEEE Trans. Device Mater. Reliab., in press, 2007.
[86] T. J. Maloney and N. Khurana, “Transmission line pulsing techniques for circuit modeling of ESD phenomena,” in Proc. EOS/ESD Symp., 1985, pp. 49–54.
[87] M.-D. Ker and K.-H. Lin, “Double snapback characteristics in high voltage nMOFETs and the impact to on-chip ESD protection design,” IEEE Electron Device Lett., vol. 25, no. 9, pp. 640–642, Sep. 2004.
[88] V. Parthasarathy, V. Khemka, R. Zhu, J. Whitfield, A. Bose, and R. Ida, “A double RESURF LDMOS with drain profile engineering for improved ESD robustness,” IEEE Electron Device Lett., vol. 23, no. 4, pp. 212–214, Apr. 2002.
[89] S.-C. Huang, J.-H. Lee, S.-C. Lee, K.-M. Chen, M.-H. Song, C.-Y. Chiang, and M.-C. Chang, “Circuit and silicide impact on the correlation between TLP and ESD (HBM and MM),” in Final Report of IEEE Integrated Reliability Workshop, 2004, pp. 169–172.