|
[1] T. C. Chen, Y. W. Huang, and L. G. Chen, “Fully Utilized and Reusable Architecture for Fractional Motion Estimation of H.264/AVC,” in Proc. ICASSP, vol. 5, pp. 9-12, May 2004. [2] Joint Video Team Reference Software JM11.0 [3] Y. J. Wang, C. C. Cheng, and T. S. Chang, “A Fast Algorithm and Its VLSI Architecture for Fractional Motion Estimation for H.264/MPEG-4 AVC Video Coding,” IEEE trans. TCSVT, vol. 17, pp. 578-583, May 2007. [4] T. Y. Kuo, Y. K. Lin, and T. S. Chang, “SIFME:A Single Iteration Fractional-Pel Motion Estimation Algorithm and Architecture for HDTV Sized H264 Video Coding,” in Proc. ICASSP, vol. 1, pp. I-1185-I-1188, April 2007. [5] C. L. Su, W. S. Yang, Y. Li. Chen, Y. Li, C. Wen. Chen, J. In. Guo, S. Y. Tseng, “Low Complexity High Quality Fractional Motion Estimation Algorithm and Architecture Design for H.264/AVC,” in Proc. APCCAS, pp. 578-581, December 2006. [6] Yang, Goto, and Ikenaga, “High Performance VLSI Architecture of Fractional Motion Estimation in H.264 for HDTV,” in Proc. ISCAS, pp. 2605-2608, May 2006. [7] T. C. Wang, Y. W. Huang, H. C. Fang, and L. G. Chen, “Parallel 4x4 2D transform and inverse transform architecture for MPEG-4 AVC/H.264,” in Proc. ISCAS, pp. 800-803, May 2003. [8] T. C. Chen, S. Y. Chien, Y. W. Huang, C. H. Tsai, C. Y. Chen, T. W. Chen, L. G. Chen, “Analysis and Architecture Design of an HDTV720p 30 Frames/s H.264/AVC Encoder,” IEEE Trans. TCSVT, vol. 16, pp. 673 – 688, June 2006. [9] Y. K. Lin, D. W. Li, C. C. Lin, T. Y. Kuo, S. J. Wu, W. C. Tai, W. C Chang, T. S. Chang, “A 242mW 10mm 1080p H.264/AVC High-Profile Encoder Chip,” in Proc. ISSCC, pp. 314, 315, 615, Feb 2008.
|